

DATA SHEET

74LVC573A

**Octal D-type transparent latch with
5 V tolerant inputs/outputs; 3-state**

Product specification
Supersedes data of 2003 May 26

2003 Oct 03

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

FEATURES

- 5 V tolerant inputs/outputs, for interfacing with 5 V logic
- Supply voltage range from 1.2 to 3.6 V
- Inputs accept voltages up to 5.5 V
- CMOS low power consumption
- Direct interface with TTL levels
- High impedance when $V_{CC} = 0$ V
- Flow-through pin-out architecture
- Complies with JEDEC standard no. 8-1A
- ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
- Specified from -40 to $+85$ °C and -40 to $+125$ °C.

DESCRIPTION

The 74LVC573A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 or 5 V devices. In 3-state operation, outputs can handle 5 V. This feature allows the use of these devices as translators in a mixed 3.3 or 5 V environment.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t_{PHL}/t_{PLH}	propagation delay Dn to Qn LE to Qn	$C_L = 50$ pF; $V_{CC} = 3.3$ V	3.4 3.1	ns ns
C_I	input capacitance		5.0	pF
C_{PD}	power dissipation capacitance per latch	notes 1 and 2	15	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

N = total load switching outputs;

$\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

2. The condition is $V_I = \text{GND to } V_{CC}$.

The 74LVC573A is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus-oriented applications. A Latch Enable (LE) input and an Output Enable (\overline{OE}) input are common to all internal latches.

The 74LVC573A consists of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition, the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes. When LE is LOW, the latches store the information that was present at the D-inputs one set-up time preceding the HIGH-to-LOW transition of LE. When \overline{OE} is LOW, the contents of the eight latches are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches.

The 74LVC573A is functionally identical to the 74LVC373A, but the 74LVC373A has a different pin arrangement.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

FUNCTION TABLE

See note 1.

OPERATING MODES	INPUT			INTERNAL LATCH	OUTPUT
	\overline{OE}	LE	Dn		Qn
Enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
Latch and read register	L	L	l	L	L
	L	L	h	H	H
Latch register and disable outputs	H	L	l	L	Z
	H	L	h	H	Z

Note

- H = HIGH voltage level;
h = HIGH voltage level one setup time prior to the HIGH-to-LOW LE transition;
L = LOW voltage level;
l = LOW voltage level one setup time prior to the HIGH-to-LOW LE transition;
Z = high-impedance OFF-state.

ORDERING INFORMATION

TYPE NUMBER	TEMPERATURE RANGE	PACKAGE			
		PINS	PACKAGE	MATERIAL	CODE
74LVC573AD	-40 to +125 °C	20	SO20	plastic	SOT163-1
74LVC573ADB	-40 to +125 °C	20	SSOP20	plastic	SOT339-1
74LVC573APW	-40 to +125 °C	20	TSSOP20	plastic	SOT360-1
74LVC573ABQ	-40 to +125 °C	20	DHVQFN20	plastic	SOT764-1

PINNING

PIN	SYMBOL	DESCRIPTION
1	\overline{OE}	output enable input (active LOW)
2	D0	data input
3	D1	data input
4	D2	data input
5	D3	data input
6	D4	data input
7	D5	data input
8	D6	data input
9	D7	data input

PIN	SYMBOL	DESCRIPTION
10	GND	ground (0 V)
11	LE	latch enable input (active HIGH)
12	Q7	data output
13	Q6	data output
14	Q5	data output
15	Q4	data output
16	Q3	data output
17	Q2	data output
18	Q1	data output
19	Q0	data output
20	V _{CC}	supply voltage

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A





Fig.1 Pin configuration SO20 and (T)SSOP20.



(1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input.

Fig.2 Pin configuration DHVQFN20.




Fig.3 Logic symbol.




Fig.4 Logic symbol (IEEE/IEC).

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A




Fig.5 Functional diagram.




Fig.6 Logic diagram.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage	for maximum speed performance	2.7	3.6	V
		for low-voltage applications	1.2	3.6	V
V _I	input voltage		0	5.5	V
V _O	output voltage	output HIGH- or LOW-state	0	V _{CC}	V
		output 3-state	0	5.5	
T _{amb}	operating ambient temperature	in free air	-40	+125	°C
t _r , t _f	input rise and fall times	V _{CC} = 1.2 to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 to 3.6 V	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input diode current	V _I < 0	-	-50	mA
V _I	input voltage	note 1	-0.5	+6.5	V
I _{OK}	output diode current	V _O > V _{CC} or V _O < 0	-	±50	mA
V _O	output voltage	output HIGH- or LOW-state; note 1	-0.5	V _{CC} + 0.5	V
		output 3-state; note 1	-0.5	+6.5	V
I _O	output source or sink current	V _O = 0 to V _{CC}	-	±50	mA
I _{CC} , I _{GND}	V _{CC} or GND current		-	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation	T _{amb} = -40 to +125 °C; note 2	-	500	mW

Notes

- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- For SO20 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K.
For (T)SSOP20 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K.
For DHVQFN20 packages: above 60 °C the value of P_{tot} derates linearly with 4.5 mW/K.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

DC CHARACTERISTICS

At recommended operating conditions voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP. ⁽¹⁾	MAX.	UNIT
		OTHER	V _{CC} (V)				
T_{amb} = -40 °C to +85 °C							
V _{IH}	HIGH level input voltage		1.2	V _{CC}	-	-	V
			2.7 to 3.6	2.0	-	-	V
V _{IL}	LOW-level input voltage		1.2	-	-	GND	V
			2.7 to 3.6	-	-	0.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL} I _O = -12 mA	2.7	V _{CC} - 0.5	-	-	V
		I _O = -100 μA	3.0	V _{CC} - 0.2	V _{CC}	-	V
		I _O = -18 mA	3.0	V _{CC} - 0.6	-	-	V
		I _O = -24 mA	3.0	V _{CC} - 0.8	-	-	V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL} I _O = 12 mA	2.7	-	-	0.40	V
		I _O = 100 μA	3.0	-	GND	0.20	V
		I _O = 24 mA	3.0	-	-	0.55	V
I _{LI}	input leakage current	V _I = 5.5 V or GND; note 2	3.6	-	±0.1	±5	μA
I _{OZ}	3-state output OFF-state current	V _I = V _{IH} or V _{IL} ; V _O = 5.5 V or GND	3.6	-	0.1	±10	μA
I _{off}	power off leakage supply	V _I or V _O = 5.5 V	0.0	-	0.1	±10	μA
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0	3.6	-	0.1	10	μA

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP. ⁽¹⁾	MAX.	UNIT
		OTHER	V _{CC} (V)				
ΔI_{CC}	additional quiescent supply current per input pin	$V_I = V_{CC} - 0.6$ V; $I_O = 0$	2.7 to 3.6	–	5	500	μ A
T_{amb} = –40 to +125 °C							
V _{IH}	HIGH-level input voltage		1.2	V _{CC}	–	–	V
			2.7 to 3.6	2.0	–	–	V
V _{IL}	LOW-level input voltage		1.2	–	–	GND	V
			2.7 to 3.6	–	–	0.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		$I_O = -100$ μ A	2.7 to 3.6	V _{CC} – 0.3	–	–	V
		$I_O = -12$ mA	2.7	V _{CC} – 0.65	–	–	V
		$I_O = -18$ mA	3.0	V _{CC} – 0.75	–	–	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}					
		$I_O = 100$ μ A	2.7 to 3.6	–	–	0.3	V
		$I_O = 12$ mA	2.7	–	–	0.6	V
		$I_O = 24$ mA	3.0	–	–	0.8	V
I _{LI}	input leakage current	$V_I = 5.5$ V or GND	3.6	–	–	± 20	μ A
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	–	–	40	μ A
ΔI_{CC}	additional quiescent supply current per input pin	$V_I = V_{CC} - 0.6$ V; $I_O = 0$	2.7 to 3.6	–	–	5000	μ A

Notes

1. All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.
2. The specified overdrive current at the data input forces the data input to the opposite logic input state.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

AC CHARACTERISTICS

GND = 0 V; $t_r = t_f \leq 2.5$ ns; $C_L = 50$ pF; $R_L = 500$ Ω .

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP ⁽¹⁾	MAX.	UNIT
		WAVEFORMS	V _{CC} (V)				
T_{amb} = -40 to +85 °C							
t _{PHL} /t _{PLH}	propagation delay Dn to Qn	see Figs 7 and 11	1.2	–	16	–	ns
			2.7	1.5	4.0	7.2	ns
			3.0 to 3.6	1.5	3.4 ⁽²⁾	6.2	ns
	propagation delay LE to Qn	see Figs 8 and 11	1.2	–	16	–	ns
			2.7	1.5	3.4	7.5	ns
			3.0 to 3.6	1.5	3.1 ⁽²⁾	6.5	ns
t _{PZH} /t _{PZL}	3-state output enable time OE to Qn	see Figs 9 and 11	1.2	–	18	–	ns
			2.7	1.5	4.2	8.5	ns
			3.0 to 3.6	1.5	3.5 ⁽²⁾	7.5	ns
	3-state output disable time OE to Qn	see Figs 9 and 11	1.2	–	8	–	ns
			2.7	1.5	2.9	6.5	ns
			3.0 to 3.6	1.5	2.4 ⁽²⁾	6.0	ns
t _W	LE pulse width HIGH	see Fig.8	1.2	–	–	–	ns
			2.7	3.2	–	–	ns
			3.0 to 3.6	3.2	1.6 ⁽²⁾	–	ns
t _{SU}	set-up time Dn to LE	see Fig.10	1.2	–	–	–	ns
			2.7	1.7	–	–	ns
			3.0 to 3.6	1.7	–	–	ns
t _H	hold time Dn to LE	see Fig.10	1.2	–	–	–	ns
			2.7	1.5	–	–	ns
			3.0 to 3.6	1.4	–	–	ns
t _{sk(0)}	skew	note 3	3.0 to 3.6	–	–	1.0	ns

Octal D-type transparent latch with 5 V
tolerant inputs/outputs; 3-state

74LVC573A

SYMBOL	PARAMETER	TEST CONDITIONS		MIN.	TYP ⁽¹⁾ .	MAX.	UNIT
		WAVEFORMS	V _{CC} (V)				
T_{amb} = -40 to +125 °C							
t _{PHL} /t _{PLH}	propagation delay Dn to Qn	see Figs 7 and 11	1.2	–	–	–	ns
			2.7	1.5	–	9.0	ns
			3.0 to 3.6	1.5	–	8.0	ns
	propagation delay LE to Qn	see Figs 8 and 11	1.2	–	–	–	ns
			2.7	1.5	–	9.5	ns
			3.0 to 3.6	1.5	–	8.5	ns
t _{PZH} /t _{PZL}	3-state output enable time OE to Qn	see Figs 9 and 11	1.2	–	–	–	ns
			2.7	1.5	–	11.0	ns
			3.0 to 3.6	1.5	–	9.5	ns
	3-state output disable time OE to Qn	see Figs 9 and 11	1.2	–	–	–	ns
			2.7	1.5	–	8.5	ns
			3.0 to 3.6	1.5	–	7.5	ns
t _W	LE pulse width HIGH	see Fig.8	1.2	–	–	–	ns
			2.7	3.2	–	–	ns
			3.0 to 3.6	3.2	–	–	ns
t _{su}	set-up time Dn to LE	see Fig.10	1.2	–	–	–	ns
			2.7	1.7	–	–	ns
			3.0 to 3.6	1.7	–	–	ns
t _h	hold time Dn to LE	see Fig.10	1.2	–	–	–	ns
			2.7	1.5	–	–	ns
			3.0 to 3.6	1.4	–	–	ns
t _{sk(0)}	skew	note 3	3.0 to 3.6	–	–	1.0	ns


Notes

1. All typical values are measured at T_{amb} = 25°C.
2. These typical values are measured at V_{CC} = 3.3 V
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state


74LVC573A

AC WAVEFORMS



$V_M = 1.5\text{ V}$ at $V_{CC} \geq 2.7\text{ V}$.
 $V_M = 0.5V_{CC}$ at $V_{CC} < 2.7\text{ V}$.
 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

Fig.7 Input (Dn) to output (Qn) propagation delays.




$V_M = 1.5\text{ V}$ at $V_{CC} \geq 2.7\text{ V}$.
 $V_M = 0.5V_{CC}$ at $V_{CC} < 2.7\text{ V}$.
 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.

Fig.8 Latch Enable input (LE) pulse width, the latch enable input to output (Qn) propagation delays.


Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A



$V_M = 1.5\text{ V}$ at $V_{CC} \geq 2.7\text{ V}$.
 $V_M = 0.5V_{CC}$ at $V_{CC} < 2.7\text{ V}$.
 V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.
 $V_X = V_{OL} + 0.3\text{ V}$ at $V_{CC} \geq 2.7\text{ V}$; $V_X = V_{OL} + 0.1V_{CC}$ at $V_{CC} < 2.7\text{ V}$.
 $V_Y = V_{OH} - 0.3\text{ V}$ at $V_{CC} \geq 2.7\text{ V}$; $V_Y = V_{OH} - 0.1V_{CC}$ at $V_{CC} < 2.7\text{ V}$.

Fig.9 3-state enable and disable times.




$V_M = 1.5\text{ V}$ at $V_{CC} \geq 2.7\text{ V}$.
 $V_M = 0.5V_{CC}$ at $V_{CC} < 2.7\text{ V}$.
 The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig.10 Data set-up and hold times for the Dn input to the LE input.

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A



MNA815

TEST	S1
t_{PLH}/t_{PHL}	open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND

V_{CC}	V_I
$< 2.7\text{ V}$	V_{CC}
$2.7\text{ to }3.6\text{ V}$	2.7 V

Definitions for test circuit:

R_L = load resistor.

C_L = load capacitance includes jig and probe capacitance.

R_T = termination resistance should be equal to Z_o of pulse generators.

Fig.11 Load circuitry for switching times.


Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

PACKAGE OUTLINES

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT163-1	075E04	MS-013			99-12-27 03-02-19

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1




Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT360-1		MO-153				99-12-27 03-02-19

Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm

SOT764-1



Octal D-type transparent latch with 5 V tolerant inputs/outputs; 3-state

74LVC573A

DATA SHEET STATUS

LEVEL	DATA SHEET STATUS	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.
3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit <http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2003

SCA75

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R20/03/pp19

Date of release: 2003 Oct 03

Document order number: 9397 750 11938

Let's make things better.

**Philips
Semiconductors**



PHILIPS