

16 MBit Synchronous DRAM

- High Performance:

	-8	-10	Units
fCK(max.)	125	100	MHz
tCK3	8	10	ns
tAC3	6	7	ns
tCK2	10	12	ns
tAC2	6	8	ns

- Fully Synchronous to Positive Clock Edge
- 0 to 70 °C operating temperature
- Dual Banks controlled by A11 (Bank Select)
- Programmable $\overline{\text{CAS}}$ Latency : 2, 3
- Programmable Wrap Sequence : Sequential or Interleave
- Programmable Burst Length: 1, 2, 4, 8
- full page(optional) for sequential wrap around
- Multiple Burst Read with Single Write Operation
- Automatic and Controlled Precharge Command
- Data Mask for Read / Write control
- Dual Data Mask for byte control (x16)
- Auto Refresh (CBR) and Self Refresh
- Suspend Mode and Power Down Mode
- 4096 refresh cycles / 64 ms
- Random Column Address every CLK (1-N Rule)
- Single 3.3V +/- 0.3V Power Supply
- LVTTTL Interface
- Plastic Packages:
P-TSOPI-44 400mil width (x4, x8)
P-TSOPII-50 400mil width (x16)
- -8 version for PC100 applications

The HYB39S16400/800/160CT are dual bank Synchronous DRAM's based on SIEMENS 0.25µm process and organized as 2 banks x 2MBit x4, 2 banks x 1MBit x 8 and 2 banks x 512kbit x 16 respectively. These synchronous devices achieve high speed data transfer rates up to 125 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. The chip is fabricated with SIEMENS' advanced 16MBit DRAM process technology. The device is designed to comply with all JEDEC standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the two memory banks in an interleaved fashion allows random access operation to occur at higher rate than is possible with standard DRAMs. A sequential and gapless data rate of up to 125 MHz is possible depending on burst length, $\overline{\text{CAS}}$ latency and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices operate with a single 3.3V +/- 0.3V power supply and are available in TSOPII packages.


These Synchronous DRAM devices are available with LV-TTL interfaces.

Ordering Information


Type	Ordering Code	Package	Description
<i>LVTTTL-version:</i>			
HYB 39S16400CT-8		P-TSOPII-44 (400mil)	125MHz 2B x 2M x 4 SDRAM
HYB 39S16400CT-10		P-TSOPII-44 (400mil)	100MHz 2B x 2M x 4 SDRAM
HYB 39S16800CT-8		P-TSOPII-44 (400mil)	125MHz 2B x 1M x 8 SDRAM
HYB 39S16800CT-10		P-TSOPII-44 (400mil)	100MHz 2B x 1M x 8 SDRAM
HYB 39S16160CT-8		P-TSOPII-50 (400mil)	125MHz 2B x 512k x 16 SDRAM
HYB 39S16160CT-10		P-TSOPII-50 (400mil)	100MHz 2B x 512k x 1 SDRAM

Pin Description and Pinouts:


CLK	Clock Input	DQ	Data Input /Output
CKE	Clock Enable	DQM, LDQM, UDQM	Data Mask
$\overline{\text{CS}}$	Chip Select	Vdd	Power (+3.3V)
$\overline{\text{RAS}}$	Row Address Strobe	Vss	Ground
$\overline{\text{CAS}}$	Column Address Strobe	Vddq	Power for DQ's (+ 3.3V)
$\overline{\text{WE}}$	Write Enable	Vssq	Ground for DQ's
A0-A10	Address Inputs	NC	not connected
A11 (BS)	Bank Select		



HYB39S16400CT
2 Bank x 2MBit x 4
TSOPII-44
(400 mil x 725 mil)




HYB39S16800CT
2 Bank x 1MBit x 8
TSOPII-44
(400 mil x 725 mil)




HYB39S16160CT
2 Bank x 512kbit x 16
TSOPII-50
(400 mil x 825 mil)

Signal Pin Description


Pin	Type	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode, Suspend mode or the Self Refresh mode.
\overline{CS}	Input	Pulse	Active Low	\overline{CS} enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
\overline{RAS} , \overline{CAS} \overline{WE}	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, \overline{CAS} , \overline{RAS} , and \overline{WE} define the command to be executed by the SDRAM.
A0 - A10	Input	Level	—	<p>During a Bank Activate command cycle, A0-A10 defines the row address (RA0-RA10) when sampled at the rising clock edge.</p> <p>During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) when sampled at the rising clock edge. CA_n depends from the SDRAM organisation.</p> <p style="text-align: center;">4M x 4 SDRAM CA_n = CA9 2M x 8 SDRAM CA_n = CA8 1M x 16 SDRAM CA_n = CA7</p> <p>In addition to the column address, A10 is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and A11 defines the bank to be precharged (low=bank A, high=bank B). If A10 is low, autoprecharge is disabled.</p> <p>During a Precharge command cycle, A10 is used in conjunction with A11 to control which bank(s) to precharge. If A10 is high, both bank A and bank B will be precharged regardless of the state of A11. If A10 is low, then A11 is used to define which bank to precharge.</p>
A11 (BS)	Input	Level	—	Selects which bank is to be active. A11 low selects bank A and A11 high selects bank B.
DQx	Input Output	Level	—	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DQM, LDQM, UDQM	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sampled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high.
VDD, VSS	Supply			Power and ground for the input buffers and the core logic.
VDDQ, VSSQ	Supply	—	—	Isolated power supply and ground for the output buffers to provide improved noise immunity.



Block Diagram for HYB39S16400CT (2 banks x 2M x 4 SDRAM)



Block Diagram for HYB39S16800CT (2 banks x 1M x 8 SDRAM)



Block Diagram for HYB39S16160CT (2 banks x 512k x 16 SDRAM)

Operation Definition


All of SDRAM operations are defined by states of control signals \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , and DQM at the positive edge of the clock. The following list shows the most important operation commands.

Operation	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	(L/U)DQM
Standby, Ignore \overline{RAS} , \overline{CAS} , \overline{WE} and Address	H	X	X	X	X
Row Address Strobe and Activating a Bank	L	L	H	H	X
Column Address Strobe and Read Command	L	H	L	H	X
Column Address Strobe and Write Command	L	H	L	L	X
Precharge Command	L	L	H	L	X
Burst Stop Command	L	H	H	L	X
Self Refresh Entry	L	L	L	H	X
Mode Register Set Command	L	L	L	L	X
Write Enable/Output Enable	X	X	X	X	L
Write Inhibit/Output Disable	X	X	X	X	H
No Operation (NOP)	L	H	H	H	X

Mode Register

For application flexibility, a \overline{CAS} latency, a burst length, and a burst sequence can be programmed in the SDRAM mode register. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set command. Both banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of \overline{RAS} , \overline{CAS} , and \overline{WE} at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the following table.

Address Input for Mode Set (Mode Register Operation)



Sequential Burst Addressing								Interleave Burst Addressing							
0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
3	4	5	6	7	0	1	2	3	4	2	1	0	7	6	5
4	5	6	7	0	1	2	3	4	5	4	5	6	7	0	1
5	6	7	0	1	2	3	4	5	6	7	6	1	0	3	2
6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

Read and Write Access Mode

When $\overline{\text{RAS}}$ is low and both $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the positive edge of the clock, a RAS cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the word line are fired. A CAS cycle is triggered by setting $\overline{\text{RAS}}$ high and $\overline{\text{CAS}}$ low at a clock timing after a necessary delay, t_{RCD} , from the RAS timing. $\overline{\text{WE}}$ is used to define either a read ($\overline{\text{WE}} = \text{H}$) or a write ($\overline{\text{WE}} = \text{L}$) at this stage.

SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 125 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page, where full page is an optional feature in this device. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using the sequential burst type and page length is a function of the I/O organisation and column addressing. Full page burst operation do not self terminate once the burst length has been reached. In other words, unlike burst length of 2, 3 or 8, full page burst continues until it is terminated using another command.

Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address are possible once the RAS cycle latches sense amplifiers. The maximum t_{RAS} or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycles is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies with an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two banks can realize fast serial data access modes among many different pages. Once two banks are activated, column to column interleave operation can be done between two different pages.

Refresh Mode

SDRAM has two refresh modes, a CAS before RAS (CBR) automatic refresh and a self refresh. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes. The chip enters the automatic refresh mode, when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are held low and CKE and $\overline{\text{WE}}$ are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum t_{RC} time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

The chip has an on-chip timer and the self refresh mode is available. It enters the mode when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and CKE are low and $\overline{\text{WE}}$ is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one t_{RC} delay is required prior to any access command.

DQM Function

DQM has two functions for data I/O read write operations. During reads, when it turns to high at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency t_{DQZ}). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency t_{DQW} = zero clocks).

Suspend Mode

During normal access mode, CKE is held high and CLK is enabled. When CKE is low, it freezes the internal clock and extends data read and write operations. One clock delay is required for mode entry and exit (Clock Suspend Latency t_{CSL}).

Power Down

In order to reduce standby power consumption, a power down mode is available. Bringing CKE low enters the power down mode and all of receiver circuits are gated. All banks must be precharged before entering this mode. One clock delay is required for mode entry and exit. The Power Down mode does not perform any refresh operation.

Auto Precharge

Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the **Read with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation one clock before the last data out for CAS latency 2 and two clocks for CAS latency 3. If CA10 is high when a Write Command is issued, the **Write with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation one clock delay from the last data-in for \overline{CAS} latencies of 1 and 2 and two clocks for \overline{CAS} latencies of 3. This delay is referenced as t_{DPL} .

Precharge Command

If CA10 is low, the chip needs another way to precharge. In this mode, a separate precharge command is necessary. When \overline{RAS} and \overline{WE} are low and \overline{CAS} is high at a clock timing, it triggers the precharge operation. Two address bits, A10 and A11, are used to define banks as shown in the following list. The precharge command may be applied coincident with the last of burst reads for CAS Latency = 1 and with the second to the last read data for CAS Latencies = 2 & 3. Writes require a time t_{WR} from the last burst data to apply the precharge command.

Bank Selection by Address Bits

	A10	A11
Bank A Only	Low	Low
Bank B Only	Low	High
Both A and B	High	Don't Care

Burst Termination

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is registered will be written to the memory.

Power Up Procedure

All V_{dd} and V_{ddq} must reach the specified voltage no later than any of input signal voltages. An initial pause of 200 μ sec is required after power on. During this time CKE must be stable high and no self refresh command may be issued. All banks have to be precharged and a minimum of 8 auto-refresh cycles are required prior to the mode register set operation.

Absolute Maximum Ratings

Operating temperature range	0 to + 70 °C
Storage temperature range.....	- 55 to + 150 °C
Input/output voltage	- 0.5 to min(V _{cc} +0.5, 4.6) V
Power supply voltage VDD / VDDQ.....	- 1.0 to + 4.6 V
Power Dissipation.....	1 W
Data out current (short circuit)	50 mA

Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operation and Characteristics for LV-TTL versions:

T_A = 0 to 70 °C; V_{SS} = 0 V; V_{DD}, V_{DDQ} = 3.3 V ± 0.3 V

Parameter	Symbol	Limit Values		Unit	Notes
		min.	max.		
Input high voltage	V _{IH}	2.0	V _{cc} +0.3	V	1, 2, 3
Input low voltage	V _{IL}	- 0.3	0.8	V	1, 2, 3
Output high voltage (I _{OUT} = - 2.0 mA)	V _{OH}	2.4	-	V	3
Output low voltage (I _{OUT} = 2.0 mA)	V _{OL}	-	0.4	V	3
Input leakage current, any input (0 V < V _{IN} < V _{DDQ} , all other inputs = 0 V)	I _{I(L)}	- 5	5	µA	
Output leakage current (DQ is disabled, 0 V < V _{OUT} < V _{CC})	I _{O(L)}	- 5	5	µA	

Notes:

- All voltages are referenced to VSS.
- V_{IH} may overshoot to V_{cc} + 2.0 V for pulse width of < 4ns with 3.3V. V_{IL} may undershoot to -2.0 V for pulse width < 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

Capacitance

T_A = 0 to 70 °C; V_{DD} = 3.3 V ± 0.3 V, f = 1 MHz

Parameter	Symbol	Values		Unit
		min.	max.	
Input capacitance (CLK)	C _{I1}	2.5	4.0	pF
Input capacitance (A0-A12, BA0,BA1, \overline{RAS} , \overline{CAS} , \overline{WE} , \overline{CS} , CKE, DQM, UDQM, LDQM)	C _{I2}	2.5	5.0	pF
Input / Output capacitance (DQ)	C _{I0}	4.0	6.5	pF

Operating Currents ($T_A = 0$ to 70°C , $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$)

(Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test Condition	$\overline{\text{CAS}}$ Latency	-8	-10		Note
				max.	max.		
Operating Current	Icc1	Burst Length = 4 trc>=trc (min.) tck>=tck(min.), Io = 0mA 2 bank interleave operation		80	70	mA	1, 2
Precharge Standby Current in Power Down Mode	Icc2P	CKE<=VIL(max), tck>=tck(min.)		2	2	mA	
	Icc2PS	CKE<=VIL(max), tCK=infinite		1	1	mA	
Precharge Standby Current in Non-power down Mode	Icc2N	CKE>=VIH(min), tck>=tck(min.) input signals changed once in 3 cycles		15	15	mA	$\overline{\text{CS}}$ = High
	Icc2NS	CKE>=VIH(min), tCK=infinite, input signals are stable		5	5	mA	
Active Standby Current in Power Down Mode	Icc3P	CKE<=VIL(max), tck>=tck(min.)		4	4	mA	
	Icc3PS	CKE<=VIL(max), tCK=infinite, input signals are stable		4	4	mA	
Active Standby Current in Non-power Down Mode	Icc3N	CKE>=VIH(min), tck>=tck(min.), changed once in 3 cycles		25	25	mA	$\overline{\text{CS}}$ = High, 1
	Icc3NS	CKE>=VIH(min), tCK=infinite, input signals are stable		15	15	mA	
Burst Operating Current	Icc4	Burst Length = full page trc = infinite tck >= tck (min.), IO = 0 mA 2 banks activated		70	60	mA	1, 2
Auto (CBR) Refresh Current	Icc5	trc>=trc(min)		60	50	mA	1, 2
Self Refresh	Icc6	CKE=<0,2V		1	1	mA	1, 2

Notes:

1. The specified values are valid when addresses are changed no more than three times during trc(min.) and when No Operation commands are registered on every rising clock edge during tRC(min).
2. The specified values are valid when data inputs (DQ's) are stable during tRC(min.).

AC Characteristics 1)2)3)

$T_A = 0$ to 70 °C; $V_{SS} = 0$ V; $V_{CC} = 3.3$ V \pm 0.3 V, $t_T = 1$ ns

Parameter	Symbol	Limit Values				Unit
		-8		-10		
		min	max	min	max	

Clock and Clock Enable

Clock Cycle Time	$\overline{\text{CAS}}$ Latency = 3	t_{CK}	8	–	10	–	ns	
	$\overline{\text{CAS}}$ Latency = 2		10	–	15	–	ns	
Clock Frequency	$\overline{\text{CAS}}$ Latency = 3	t_{CK}	–	125	–	100	MHz	
	$\overline{\text{CAS}}$ Latency = 2		–	100	–	66	MHz	
Access Time from Clock	$\overline{\text{CAS}}$ Latency = 3	t_{AC}	–	6	–	7	ns	2, 4
	$\overline{\text{CAS}}$ Latency = 2		–	6	–	8	ns	
Clock High Pulse Width		t_{CH}	3	–	3	–	ns	
Clock Low Pulse Width		t_{CL}	3	–	3	–	ns	
Transition time		t_T	0.5	10	0.5	10	ns	

Setup and Hold Times

Input Setup Time	t_{IS}	2	–	2.5	–	ns	5
Input Hold Time	t_{IH}	1	–	1	–	ns	5
CKE Setup Time	t_{CKS}	2	–	2.5	–	ns	5
CKE Hold Time	t_{CKH}	1	–	1	–	ns	5
Mode Register Set-up time	t_{RSC}	16	–	20	–	ns	
Power Down Mode Entry Time	t_{SB}	0	8	0	10	ns	

Common Parameters

Row to Column Delay Time	t_{RCD}	20	–	30	–	ns	
Row Precharge Time	t_{RP}	20	–	30	–	ns	
Row Active Time	t_{RAS}	50	100k	60	100k	ns	
Row Cycle Time	t_{RC}	70	–	90	–	ns	
Activate(a) to Activate(b) Command period	t_{RRD}	16	–	20	–	ns	
$\overline{\text{CAS}}$ (a) to $\overline{\text{CAS}}$ (b) Command period	t_{CCD}	1	–	1	–	CLK	

Parameter	Symbol	Limit Values				Unit
		-8		-10		
		min	max	min	max	

Refresh Cycle

Refresh Period (4096 cycles)	t_{REF}	–	64	–	64	ms
Self Refresh Exit Time	t_{SREX}	10		10		ns

Read Cycle

Data Out Hold Time	t_{OH}	3	–	3	–	ns	2
Data Out to Low Impedance Time	t_{LZ}	0	–	0	–	ns	
Data Out to High Impedance Time	t_{HZ}	3	8	3	10	ns	8
DQM Data Out Disable Latency	t_{DQZ}	–	2	–	2	CLK	

Write Cycle

Write Recovery Time	t_{WR}	2	–	2	–	CLK	
DQM Write Mask Latency	t_{DQW}	0	–	0	–	CLK	
Write Latency	t_{WL}	0	–	0	–	CLK	

Frequency vs. AC Parameter Relationship Table: -8 -parts

	CL	tRC	tRAS	tRP	tRRD	tRCD	tCCD	WL	tWR
125 MHz	3	9	6	3	2	3	1	0	2
100 MHz	2	7	5	2	2	2	1	0	2

-10 -parts:

	CL	tRC	tRAS	tRP	tRRD	tRCD	tCCD	WL	tWR
100 MHz	3	8	6	3	2	3	1	0	2
83 MHz	2	6	5	2	2	2	1	0	2

Notes for AC Parameters:

1. For proper power-up see the operation section of this data sheet.
2. AC timing tests for LV-TTL versions have $V_{il} = 0.4\text{ V}$ and $V_{ih} = 2.4\text{ V}$ with the timing referenced to the 1.5 V crossover point. The transition time is measured between V_{ih} and V_{il} . All AC measurements assume $t_T=1\text{ ns}$ with the AC output load circuit shown in fig.1. Specified t_{ac} and t_{oh} parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1V / ns edge rate between 0.8V and 2.0 V..






fig.1

3. If clock rising time is longer than 1 ns, a time $(t_T/2 - 0.5)$ ns has to be added to this parameter.
4. If t_T is longer than 1 ns, a time $(t_T - 1)$ ns has to be added to this parameter.
5. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:

the number of clock cycle = specified value of timing period (counted in fractions as a whole number)

Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to t_{RC} is satisfied once the Self Refresh Exit command is registered.

Package Outlines:



Timing Diagrams

1. Bank Activate Command Cycle
2. Burst Read Operation
3. Read Interrupted by a Read
4. Read to Write Interval
 - 4.1 Read to Write Interval
 - 4.2 Minimum Read to Write Interval
 - 4.3 Non-Minimum Read to Write Interval
5. Burst Write Operation
6. Write and Read Interrupt
 - 6.1 Write Interrupted by a Write
 - 6.2 Write Interrupted by Read
7. Burst Read & Write with Auto-Precharge
 - 7.1 Burst Write with Auto Precharge
 - 7.2 Burst Read with Auto Precharge
8. Burst Termination
 - 8.1 Termination of a Burst Read Operation
 - 8.2 Termination of a Burst Write Operation
9. AC- Parameters
 - 9.1 AC Parameters for a Write Timing
 - 9.2 AC Parameters for a Read Timing
10. Mode Register Set
11. Power on Sequence and Auto Refresh (CBR)
12. Clock Suspension (using CKE)
 - 12.1 Clock Suspension During Burst Read $\overline{\text{CAS}}$ Latency = 1
 - 12.2 Clock Suspension During Burst Read $\overline{\text{CAS}}$ Latency = 2
 - 12.3 Clock Suspension During Burst Read $\overline{\text{CAS}}$ Latency = 3
 - 12.4 Clock Suspension During Burst Write $\overline{\text{CAS}}$ Latency = 1
 - 12.5 Clock Suspension During Burst Write $\overline{\text{CAS}}$ Latency = 2
 - 12.6 Clock Suspension During Burst Write $\overline{\text{CAS}}$ Latency = 3
13. Power Down Mode and Clock Suspend
14. Auto Refresh (CBR)
15. Self Refresh (Entry and Exit)
16. Random Column Read (Page within same Bank)
 - 16.1 $\overline{\text{CAS}}$ Latency = 1
 - 16.2 $\overline{\text{CAS}}$ Latency = 2
 - 16.3 $\overline{\text{CAS}}$ Latency = 3
17. Random Column Write (Page within same Bank)
 - 17.1 $\overline{\text{CAS}}$ Latency = 1
 - 17.2 $\overline{\text{CAS}}$ Latency = 2
 - 17.3 $\overline{\text{CAS}}$ Latency = 3

Timing Diagrams (cont'd)

18. Random Row Read (Interleaving Banks)

18.1 $\overline{\text{CAS}}$ Latency = 1

18.2 $\overline{\text{CAS}}$ Latency = 2

18.3 $\overline{\text{CAS}}$ Latency = 3

19. Random Row Write (Interleaving Banks)

19.1 $\overline{\text{CAS}}$ Latency = 1

19.2 $\overline{\text{CAS}}$ Latency = 2

19.3 $\overline{\text{CAS}}$ Latency = 3

20. Full Page Read Cycle (optional feature)

20.1 $\overline{\text{CAS}}$ Latency = 1

20.2 $\overline{\text{CAS}}$ Latency = 2

20.3 $\overline{\text{CAS}}$ Latency = 3

21. Full Page Write Cycle (optional feature)

21.1 CAS Latency = 1

21.2 $\overline{\text{CAS}}$ Latency = 2

21.3 $\overline{\text{CAS}}$ Latency = 3

22. Precharge Termination of a Burst


22.1 $\overline{\text{CAS}}$ Latency = 1

22.2 $\overline{\text{CAS}}$ Latency = 2

22.3 CAS Latency = 3


1. Bank Activate Command Cycle

($\overline{\text{CAS}}$ latency = 3)




2. Burst Read Operation

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 1, 2, 3)




3. Read Interrupted by a Read

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 1, 2, 3)




4.1 Read to Write Interval

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 3)




4.2. Minimum Read to Write Interval

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 1, 2)




4.3. Non-Minimum Read to Write Interval

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 3)




5. Burst Write Operation

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 1, 2, or 3)




6.1 Write Interrupted by a Write

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 1, 2, or 3)




6.2 Write Interrupted by a Read

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 1, 2, 3)




7.1 Burst Write with Auto-Precharge

Burst Length = 2, $\overline{\text{CAS}}$ latency = 1, 2, 3)




7.2 Burst Read with Auto-Precharge

(Burst Length = 4, $\overline{\text{CAS}}$ latency = 1, 2, 3)




8.1 Termination of a Burst Read Operation

($\overline{\text{CAS}}$ latency = 1, 2, 3 / Burst Length = 8)




8.2 Termination of a Burst Write Operation

(CAS Laency = 1, 2, 3, Burst Length = 8)




9.1 AC Parameters for Write Timing

Burst Length = 4, CAS Latency = 2




9.2 AC Parameters for Read Timing


Burst Length = 2, CAS Latency = 2



10. Mode Register Set




11. Power on Sequence and Auto Refresh (CBR)




12.1 Clock Suspension During Burst Read (Using CKE) (1 of 3)

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 1




12.2 Clock Suspension During Burst Read (Using CKE) (2 of 3)

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 2




12.3 Clock Suspension During Burst Read (Using CKE) (3 of 3)

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 3


12.4 Clock Suspension During Burst Write (Using CKE) (1 of 3)

Burst Length = 4, CAS Latency = 1




12.5 Clock Suspension During Burst Write (Using CKE) (2 of 3)

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 2




12.6 Clock Suspension During Burst Write (Using CKE) (3 of 3)

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 3




13. Power Down Mode and Clock Suspend

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 2




14. Auto Refresh (CBR)

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 2




15. Self Refresh (Entry and Exit)




16.1 Random Column Read (Page within same Bank) (1 of 3)

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 1




16.2 Random Column Read (Page within same Bank) (2 of 3)


Burst Length = 4, $\overline{\text{CAS}}$ Latency = 2

16.3 Random Column Read (Page within same Bank) (3 of 3)

Burst Length = 4, CAS Latency = 3




17.1 Random Column Write (Page within same Bank) (1 of 3)


Burst Length = 4, $\overline{\text{CAS}}$ Latency = 1

18.1 Random Row Read (Interleaving Banks) (1 of 3)


Burst Length = 8, $\overline{\text{CAS}}$ Latency = 1



18.2 Random Row Read (Interleaving Banks) (2 of 3)


Burst Length = 8, $\overline{\text{CAS}}$ Latency = 2

18.3 Random Row Read (Interleaving Banks) (3 of 3)

Burst Length = 8, $\overline{\text{CAS}}$ Latency = 3


19.1 Random Row Write (Interleaving Banks) (1 of 3)

Burst Length = 8, $\overline{\text{CAS}}$ Latency = 1




19.2 Random Row Write (Interleaving Banks) (2 of 3)

Burst Length = 8, $\overline{\text{CAS}}$ Latency = 2




19.3 Random Row Write (Interleaving Banks) (3 of 3)

Burst Length = 8, $\overline{\text{CAS}}$ Latency = 3




17.2 Random Column Write (Page within same Bank) (2 of 3)

Burst Length = 4, CAS Latency = 2




17.3 Random Column Write (Page within same Bank) (3 of 3)

Burst Length = 4, $\overline{\text{CAS}}$ Latency = 3


20.1 Full Page Read Cycle (1 of 3)

Burst Length = Full Page, $\overline{\text{CAS}}$ Latency = 1




20.2 Full Page Read Cycle (2 of 3)

Burst Length = Full Page, $\overline{\text{CAS}}$ Latency = 2




20.3 Full Page Read Cycle (3 of 3)

Burst Length = Full Page, $\overline{\text{CAS}}$ Latency = 3




21.1 Full Page Write Cycle (1 of 3)

Burst Length = Full Page, $\overline{\text{CAS}}$ Latency = 1




21.2 Full Page Write Cycle (2 of 3)

Burst Length = Full Page, $\overline{\text{CAS}}$ Latency = 2




21.3 Full Page Write Cycle (3 of 3)

Burst Length = Full Page, $\overline{\text{CAS}}$ Latency = 3




22.1 Precharge Termination of a Burst (1 of 3)

Burst Length = Full Page, CAS Latency = 1




22.2 Precharge Termination of a Burst (2 of 3)

Burst Length = 8 or Full Page, CAS Latency = 2



22.3 Precharge Termination of a Burst (3 of 3)

Burst Length = 4,8 or Full Page, CAS Latency = 3



Complete List of Operation Commands

SDRAM FUNCTION TRUTH TABLE

CURRENT STATE ¹	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	BS	Addr	ACTION
Idle	H	X	X	X	X	X	NOP or Power Down
	L	H	H	H	X	X	NOP
	L	H	H	L	BS	X	ILLEGAL ²
	L	H	L	X	BS	X	ILLEGAL ²
	L	L	H	H	BS	RA	Row (&Bank) Active; Latch Row Address
	L	L	H	L	BS	AP	NOP ⁴
	L	L	L	H	X	X	Auto-Refresh or Self-Refresh ⁵
Row Active	L	L	L	L	Op-	Code	Mode reg. Access ⁵
	H	X	X	X	X	X	NOP
	L	H	H	X	X	X	NOP
	L	H	L	H	BS	CA,AP	Begin Read; Latch CA; DetermineAP
	L	H	L	L	BS	CA,AP	Begin Write; Latch CA; DetermineAP
	L	L	H	H	BS	X	ILLEGAL ²
	L	L	H	L	BS	AP	Precharge
Read	L	L	L	X	X	X	ILLEGAL
	H	X	X	X	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	H	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	L	BS	X	Burst Stop Command > Row Active
	L	H	L	H	BS	CA,AP	Term Burst, New Read, DetermineAP ³
	L	H	L	L	BS	CA,AP	Term Burst, Start Write, DetermineAP ³
	L	L	H	H	BS	X	ILLEGAL ²
Write	L	L	H	L	BS	AP	Term Burst, Precharge
	L	L	L	X	X	X	ILLEGAL
	H	X	X	X	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	H	X	X	NOP (Continue Burst to End;>Row Active)
	L	H	H	L	BS	X	Burst Stop Command > Row Active
	L	H	L	H	BS	CA,AP	Term Burst, Start Read, DetermineAP ³
	L	H	L	L	BS	CA,AP	Term Burst, New Write, DetermineAP ³
Read with Auto Precharge	L	L	H	H	BS	X	ILLEGAL ²
	L	L	H	L	BS	X	ILLEGAL ²
	L	H	L	L	X	X	ILLEGAL
	L	L	H	H	BS	X	ILLEGAL ²
	L	L	H	L	BS	AP	ILLEGAL ²
	L	L	L	X	X	X	ILLEGAL
	L	L	L	X	X	X	ILLEGAL

SDRAM FUNCTION TRUTH TABLE(continued)

CURRENT STATE ¹	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	\overline{BS}	Addr	ACTION
Write with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	H	X	X	NOP (Continue Burst to End;> Precharge)
	L	H	H	L	BS	X	ILLEGAL ²
	L	H	L	H	BS	X	ILLEGAL ²
	L	H	L	L	X	X	ILLEGAL
	L	L	H	H	BS	X	ILLEGAL ²
	L	L	H	L	BS	AP	ILLEGAL ²
Precharging	L	L	L	X	X	X	ILLEGAL
	H	X	X	X	X	X	NOP;> Idle after tRP
	L	H	H	H	X	X	NOP;> Idle after tRP
	L	H	H	L	BS	X	ILLEGAL ²
	L	H	L	X	BS	X	ILLEGAL ²
	L	L	H	H	BS	X	ILLEGAL ²
	L	L	H	L	BS	AP	NOP ⁴
Row Activating	L	L	L	X	X	X	ILLEGAL
	H	X	X	X	X	X	NOP;> Row Active after tRCD
	L	H	H	H	X	X	NOP;> Row Active after tRCD
	L	H	H	L	BS	X	ILLEGAL ²
	L	H	L	X	BS	X	ILLEGAL ²
	L	L	H	H	BS	X	ILLEGAL ²
	L	L	H	L	BS	AP	ILLEGAL ²
Write Recovering	L	L	L	X	X	X	ILLEGAL
	H	X	X	X	X	X	NOP
	L	H	H	H	X	X	NOP
	L	H	H	L	BS	X	ILLEGAL ²
	L	H	L	X	BS	X	ILLEGAL ²
	L	L	H	H	BS	X	ILLEGAL ²
	L	L	H	L	BS	AP	ILLEGAL ²
Refreshing	L	L	L	X	X	X	ILLEGAL
	H	X	X	X	X	X	NOP;> Idle after tRC
	L	H	H	X	X	X	NOP;> Idle after tRC
	L	H	L	X	X	X	ILLEGAL
	L	L	H	X	X	X	ILLEGAL
	L	L	L	X	X	X	ILLEGAL
Mode Register Accessing	H	X	X	X	X	X	NOP
	L	H	H	H	X	X	NOP
	L	H	H	L	X	X	ILLEGAL
	L	H	L	X	X	X	ILLEGAL
Accessing	L	L	X	X	X	X	ILLEGAL
	L	L	X	X	X	X	ILLEGAL

CLOCK ENABLE (CKE) TRUTH TABLE:

STATE(n)	CKE n-1	CKE n	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	Addr	ACTION
Self-Refresh ⁶	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	EXIT Self-Refresh, Idle after tRC
	L	H	L	H	H	H	X	EXIT Self-Refresh, Idle after tRC
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
	L	L	L	L	X	X	X	ILLEGAL
Power-Down	L	L	X	X	X	X	X	NOP (Maintain Self-Refresh)
	H	X	X	X	X	X	X	INVALID
	L	H	H	X	X	X	X	EXIT Power-Down, > Idle.
	L	H	L	H	H	H	X	EXIT Power-Down, > Idle.
	L	H	L	H	H	L	X	ILLEGAL
	L	H	L	H	L	X	X	ILLEGAL
All. Banks Idle ⁷	L	L	L	L	X	X	X	ILLEGAL
	L	L	X	X	X	X	X	NOP (Maintain Low-Power Mode)
	H	H	X	X	X	X	X	Refer to the function truth table
	H	L	H	X	X	X	X	Enter Power- Down
	H	L	L	H	H	H	X	Enter Power- Down
	H	L	L	H	H	L	X	ILLEGAL
	H	L	L	H	L	X	X	ILLEGAL
	H	L	L	L	H	X	X	ILLEGAL
H	L	L	L	L	H	X	Enter Self-Refresh	
Any State other than listed above	H	L	L	L	L	L	X	ILLEGAL
	L	L	L	L	L	L	X	ILLEGAL
	L	L	X	X	X	X	X	NOP
	L	L	X	X	X	X	X	Refer to the function truth table
Any State other than listed above	H	H	X	X	X	X	X	Refer to the function truth table
	H	L	X	X	X	X	X	Begin Clock Suspend next cycle ⁸
	L	H	X	X	X	X	X	Exit Clock Suspend next cycle ⁸ .
	L	L	X	X	X	X	X	Maintain Clock Suspend.

ABBREVIATIONS:

RA = Row Address

BS = Bank Address

CA = Column Address

AP = Auto Precharge

Notes for SDRAM function truth table :

1. Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle.
2. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
4. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (andAP).
5. Illegal if any bank is not Idle.
6. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
8. Must be legal command as defined in the SDRAM function truth table.