

# IH5341, IH5352

# Dual SPST, Quad SPST CMOS RF/Video Switches

December 1993

# Features

- R<sub>DS(ON)</sub> < 75Ω
- Switch Attenuation Varies Less Than 3dB From DC to 100MHz
- "OFF" Isolation > 70dB Typical at 10MHz
- Cross Coupling Isolation > 60dB at 10MHz
- Compatible With TTL, CMOS Logic
- Wide Operating Power Supply Range
- Power Supply Current < 1µA
- "Break-Before-Make" Switching
- Fast Switching (80ns/150ns Typ)

# Applications

- Video Switch
- Communications Equipment
- Disk Drives
- Instrumentation
- CATV

# Description


The IH5341 (IH5352) is a dual (quad) SPST, CMOS monolithic switch which uses a "Series/Shunt" ("T" switch) configuration to obtain high "OFF" isolation while maintaining good frequency response in the "ON" condition.

Construction of remote and portable video equipment with extended battery life is facilitated by the extremely low current requirements. Switching speeds are typically  $t_{ON} = 150$ ns and  $t_{OFF} = 80$ ns. "Break-Before-Make" switching is guaranteed.


Switch "ON" resistance is typically  $40\Omega - 50\Omega$  with  $\pm 15V$  power supplies, increasing to typically  $175\Omega$  for  $\pm 5V$  supplies.

# **Ordering Information**

PART NUMBER	TEMPERATURE RANGE	PACKAGE
IH5341CPD	0°C to +70°C	14 Lead Plastic DIP
IH5341ITW	-25°C to +85°C	10 Pin TO-100 Can
IH5341MTW	-55°C to +125°C	10 Pin TO-100 Can
IH5341MTW/883B	-55°C to +125°C	10 Pin TO-100 Can
IH5352CPE	0°C to +70°C	16 Lead Plastic DIP
IH5352IJE	-25°C to +85°C	16 Lead Ceramic DIP
IH5352MJE	-55°C to +125°C	16 Lead Ceramic DIP
IH5352MJE/883B	-55°C to +125°C	16 Lead Ceramic DIP
IH5352CBP	0°C to +70°C	20 Lead SOIC
IH5352IBP	-25°C to +85°C	20 Lead SOIC



CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.



#### **Absolute Maximum Ratings**

#### **Thermal Information**

V+ to Ground   +18V     V- to Ground   -18V     V <sub>L</sub> to Ground   V+ to V-     Logic Control Voltage   V+ to V-     Analog Input Voltage   V+ to V-     Current (Any Terminal)   50mA	Thermal Resistance   Ceramic DIP Package   TO-100 Can Package   SOIC Package   Plastic DIP Package   Operating Temperature	136ºC/W 120ºC/W	θ <sub>JC</sub> 19°C/W 65°C/W - -
Storage Temperature	(M Version)	25°	C to +85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# **Electrical Specifications** $V_{+} = +15V$ , $V_{L} = +5V$ , $V_{-} = -15V$ , $T_{A} = +25^{\circ}C$ Unless Otherwise Specified.

PARAMETER				M GRADE DEVICE			I/C GRADE DEVICE			Ι
	TEST CONDITIONS		(NOTE 1) TYP	-55°C	+25°C	+125°C	-25°C/ 0°C	+25°C	+85°C/ +70°C	
DC CHARACTERISTICS	-									
Supply Voltage Ranges	(Note 3)									
Positive Supply, V+			5 to 15	-	-	-	-	-	-	V
Logic Supply, V <sub>L</sub>			5 to 15	-	-	-	-	-	-	V
Negative Supply, V-			-5 to -15	-	-	-	-	-	-	V
Switch "ON" Resistance, R <sub>DS(ON)</sub>	$V_D = \pm 5V, I_S = 10mA, V_{IN} \ge 2.4V$ (Note 4)		50	75	75	100	75	75	100	Ω
	$\label{eq:V_D} \begin{split} V_D &= \pm 10 V, \ I_S = 10 m A, \\ V_{IN} &\geq 2.4 V \ (Note \ 4) \end{split}$		100	125	125	cd175	150	150	175	Ω
Switch "ON" Resistance, R <sub>DS(ON)</sub>	$V+ = V_L = +5V, V_{IN} = 3V,$ $V- = -5V, V_D = \pm 3V, I_S = 10mA$		175	250	250	350	300	300	350	Ω
On Resistance Match Between Channels, $\Delta R_{D}$ S(ON)	$I_{\rm S}$ = 10mA, $V_{\rm D}$ = ±5V		5	-	-	-	-	-	-	Ω
Logic "I" Input Voltage, V <sub>IH</sub>			>2.4	-	-	-	-	-	-	V
Logic "0" Input Voltage, V <sub>IL</sub>			<0.8	-	-	-	-	-	-	V
Switch "OFF" Leakage, I <sub>D(OFF)</sub> or I <sub>S(OFF)</sub>	$V_{S/D} = \pm 5V \text{ or } \pm 14V,$	IH5341	-	-	±0.5	50	-	±1	100	nA
	$V_{IN} \le 0.8V$ (Notes 2 and 4)	IH5352	-	-	±1	50	-	±2	100	nA
Switch "ON" Leakage,	$V_{S/D}=\pm 5V,~V_{IN}\geq 2.4V$	IH5341	-	-	±1	50	-	±2	100	nA
I <sub>D(ON)</sub> + I <sub>S(ON)</sub>	$V_{S/D}=\pm 14V,V_{IN}\geq 2.4V$	1	-	-	±1	100	-	±2	100	nA
	$V_{S/D}$ = ±5V or ±14V, $V_{IN} \le 0.8V$	IH5352	-	-	±1	100	-	±2	100	nA
Input Logic Current, IIN	V <sub>IN</sub> > 2.4V or < 0V		0.1	±1	±1	10	±1	±1	10	mA
Positive Supply Quiescent Current, I+	$V_{IN} = 0V \text{ or } +5V$		0.1	1	1	10	1	1	10	mA
Negative Supply Quiescent Current, I-	$V_{IN} = 0V \text{ or } +5V$		0.1	1	1	10	1	1	10	μA
Logic Supply Quiescent Current, I <sub>L</sub>	$V_{IN} = 0V \text{ or } +5V$		0.1	1	1	10	1	1	10	μA

<b>Electrical Specifications</b> $V_{+} = +15V$ , $V_{L} = +5V$ , $V_{-} = -15V$ , $T_{A} = +25^{\circ}C$ Unless Otherwise Specified. (Continued)									
PARAMETER	TEST CONDITIONS	(NOTE 1) TYP	M GRADE DEVICE			I/C GRADE DEVICE			
			-55°C	+25°C	+125°C	-25°C/ 0°C	+25°C	+85°C/ +70°C	UNITS
AC CHARACTERISTICS									
Switch "ON" Time, t <sub>ON</sub>		-	-	150	300	-	-	-	ns
Switch "OFF" Time, t <sub>OFF</sub>		-	-	80	150	-	-	-	ns
"OFF" Isolation Rejection Ratio, OIRR		-	-	70	-	-	-	-	dB
Cross Coupling Rejection Ratio, CCRR		-	-	60	-	-	-	-	dB
Switch Attenuation 3dB Frequency, f <sub>3dB</sub>		-	-	100	-	-	-	-	MHz

NOTES:


1. Typical values are not tested in production. They are given as a design aid only.

2. Positive and negative voltages applied to opposite sides of switch, in both directions successively.


3. These are the operating voltages at which the other parameters are tested, and are not directly tested.


4. The logic inputs are either greater than or equal to 2.4V or less than or equal to 0.8V, as required, for this test.

# **Typical Performance Curves**


















# **Detailed Description**

Figure 6 shows the internal circuit of one channel of the IH5352. This is identical to the IH5341 "T-Switch" configuration. Here, a shunt switch is closed, and the two series switches are open when the video switch channel is open or off. This provides much better isolation between the input and output terminals than a simple series switch does, especially at high frequencies. The result is excellent off-isolation in the Video and RF frequency ranges when compared to conventional analog switches.


The control input level shifting circuitry is very similar to that of the IH5140 series of Analog Switches, and gives very high speed, guaranteed "Break-Before-Make" action, low static power consumption and TTL compatibility.



NOTE: 1 channel of 4 shown.

#### FIGURE 6. INTERNAL SWITCH CONFIGURATION

# **Test Circuits**



NOTE: Only one channel shown. Other acts identically.

FIGURE 7A. SWITCHING TIME TEST CIRCUIT







FIGURE 7.



NOTE: Only one channel shown. Other acts identically.


FIGURE 10. SWITCH ATTENUATION vs FREQUENCY

# **Typical Applications**

#### **Charge Compensation Techniques**

Charge injection results from the signals out of the level translation circuit being coupled through the gate-channel and gate-source/ drain capacitances to the switch inputs and outputs. This feedthrough is particularly troublesome in Sample-and-Hold or Track-and-Hold applications, as it causes a Sample (Track) to Hold offset. The IH5341 devices have a typical injected charge of 30pC-50pC (corresponding to 30mV-50mV in a 1000pF capacitor), at V<sub>S/D</sub> of about 0V.

This Sample (Track) to Hold offset can be compensated by bringing in a signal equal in magnitude but of the opposite polarity. The circuit of Figure 11 accomplishes this charge injection compensation by using one side of the device as a S & H (T & H) switch, and the other side as a generator of a compensating signal. The 1k $\Omega$  potentiometer allows the user to adjust the net injected charge to exactly zero for any analog voltage in the -5V to +5V range.



 Adjust pot for 0mV<sub>P-P</sub> steip at V<sub>OUT</sub> with no analog (AC) signal present.

#### FIGURE 11. CHARGE INJECTION COMPENSATION


Since individual parts are very consistent in their charge injection, it is possible to replace the potentiometer with a pair of fixed resistors, and achieve less than 5mV error for all devices without adjustment.

An alternative arrangement, using a standard TTL inverter to generate the required inversion, is shown in Figure 12. The capacitor needs to be increased, and becomes the only method of adjustment. A fixed value of 22pF is good for analog values referred to ground, while 35pF is optimum for AC coupled signals referred to -5V as shown in the figure. The choice of -5V is based on the virtual disappearance at this analog level of the transient component of switching charge injection. This combination will lead to a virtually "glitch-free" switch.


#### **Overvoltage Protection**

If sustained operation with no supplies but with analog signals applied is possible, it is recommended that diodes (such as 1N914) be inserted in series with the supply lines to the IH5341. Such conditions can occur if these signals come from a separate power supply or another location, for example. The diodes will be reverse biased under this type of operation, preventing heavy currents from flowing from the analog source through the IH5341.

The same method of protection will provide over 25V overvoltage protection on the analog inputs when the supplies are present. The schematic for this connection is shown in Figure 13.



#### FIGURE 13. OVERVOLTAGE PROTECTION



IH5341

# **Die Characteristics**

# **DIE DIMENSIONS:** 2388μm x 2515μm

#### **METALLIZATION:**


Type: Al Thickness: 10kÅ ± 1kÅ

### **GLASSIVATION:**

Type: PSG/Nitride PSG Thickness: 7kÅ  $\pm$  1.4kÅ Nitride Thickness: 8kÅ  $\pm$  1.2kÅ

# WORST CASE CURRENT DENSITY: $9.1 \ x \ 10^4 \ \text{A/cm}^2$

# Metallization Mask Layout



# **Die Characteristics**

# DIE DIMENSIONS:

2617μm x 5233μm

# METALLIZATION:

Type: Al Thickness:  $10k\text{\AA} \pm 1k\text{\AA}$ 

## GLASSIVATION:

Type: PSG/Nitride PSG Thickness: 7kÅ  $\pm$  1.4kÅ Nitride Thickness: 8kÅ  $\pm$  1.2kÅ

# WORST CASE CURRENT DENSITY: $9.1 \ x \ 10^4 \ \text{A/cm}^2$

# Metallization Mask Layout

IH5352 S<sub>1</sub> IN<sub>1</sub> D<sub>1</sub> V+ (SUBSTRATE)  $IN_2$  $D_2$  $S_2$ GND ÷ IN<sub>3</sub> D3  $S_3$ V- $IN_4$  $D_4$  $S_4 V_L$