

256K x 1 Bit Dynamic RAM with Page/Nibble Mode

FEATURES

• Performance range

	t <sub>RAC</sub>	t <sub>CAC</sub>	t <sub>RC</sub>
KM41256/7A-10	100ns	50ns	200ns
KM41256/7A-12	120ns	60ns	230ns
KM41256/7A-15	150ns	75ns	260ns

- Page Mode capability-KM41256A
- Nibble Mode capability-KM41257A
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability
- $\overline{\text{RAS}}$ -only and Hidden Refresh capability
- TTL compatible inputs and output
- Common I/O using early write
- Single +5V±10% power supply
- 256 cycle/4ms refresh
- JEDEC standard pinout in 16-pin plastic DIP, 18 lead PLCC and 16-pin plastic ZIP.

DESCRIPTION


The KM41256/7A is a fully decoded NMOS Dynamic Random Access Memory organized as 262,144 one-bit words. The design is optimized for high speed, high performance applications such as computer memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The KM41256A features page mode which allows high speed random access of memory cells within the same row. The KM41257A features nibble mode which allows high speed serial access of up to 4 bits of data.  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh capability provides on-chip auto refresh as an alternative to  $\overline{\text{RAS}}$ -only refresh. Multiplexed row and column address inputs permit the KM41256/7A to be housed in a JEDEC standard 16-pin DIP.

The KM41256/7A is fabricated using Samsung's advanced silicon gate NMOS process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS

- KM41256/7AP
- KM41256/7AJ
- KM41256/7AZ



Pin Name	Pin Function
A <sub>0</sub> -A <sub>8</sub>	Address Inputs
D	Data In
Q	Data Out
$\overline{\text{W}}$	Read/Write Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
V <sub>CC</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground

**ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	- 1 to + 7.0	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	V <sub>CC</sub>	- 1 to + 7.0	V
Storage Temperature	T <sub>stg</sub>	- 55 to + 150	°C
Power Dissipation	P <sub>D</sub>	1.0	W
Short Circuit Output Current	I <sub>OS</sub>	50	mA

\*Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Ground	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	V <sub>CC</sub> + 1	V
Input Low Voltage	V <sub>IL</sub>	- 1	—	0.8	V

**DC AND OPERATING CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Units
Operating Current* ( $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ cycling; @t <sub>RC</sub> = min.)	KM41256/7A-10	I <sub>CC1</sub>	—	85	mA
	KM41256/7A-12		—	75	mA
	KM41256/7A-15		—	65	mA
Standby Current ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ )		I <sub>CC2</sub>	—	4.5	mA
RAS-Only Refresh Current* ( $\text{CAS} = V_{IH}$ , RAS cycling; @t <sub>RC</sub> = min.)	KM41256/7A-10	I <sub>CC3</sub>	—	70	mA
	KM41256/7A-12		—	65	mA
	KM41256/7A-15		—	60	mA
Page Mode Current* ( $\text{RAS} = V_{IL}$ , $\overline{\text{CAS}}$ cycling; @t <sub>PC</sub> = min.)	KM41256A-10	I <sub>CC4</sub>	—	65	mA
	KM41256A-12		—	55	mA
	KM41256A-15		—	45	mA
Nibble Mode Current* ( $\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling; @t <sub>NC</sub> = min.)	KM41257A-10	I <sub>CC5</sub>	—	65	mA
	KM41257A-12		—	55	mA
	KM41257A-15		—	45	mA
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Current* ( $\overline{\text{RAS}}$ cycling @t <sub>RC</sub> = min.)	KM41256/7A-10	I <sub>CC6</sub>	—	70	mA
	KM41256/7A-12		—	65	mA
	KM41256/7A-15		—	60	mA
Input Leakage Current (Any input 0 ≤ V <sub>IN</sub> ≤ 5.5V, V <sub>CC</sub> = 5.5V, V <sub>SS</sub> = 0V, all other pins not under test = 0 volts.)		I <sub>IL</sub>	- 10	10	μA

DC AND OPERATING CHARACTERISTICS (Continued)

Parameter	Symbol	Min	Max	Units
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$ , $V_{CC} = 5.5V$ , $V_{SS} = 0V$ )	$I_{OL}$	- 10	10	$\mu A$
Output High Voltage Level ( $I_{OH} = -5mA$ )	$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL} = 4.2mA$ )	$V_{OL}$	—	0.4	V

\*Note:  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as an average current.

CAPACITANCE ( $T_A = 25^\circ C$ )

Parameter	Symbol	Min	Max	Unit
Input Capacitance ( $A_0$ - $A_8$ , D)	$C_{IN1}$	—	7	pF
Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{W}$ )	$C_{IN2}$	—	10	pF
Output Capacitance (Q)	$C_{OUT}$	—	7	pF

AC CHARACTERISTICS ( $0^\circ C \leq T_A \leq 70^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$ . See notes 1,2)

KM41256/7A STANDARD OPERATION

Parameter	Symbol	KM41256A-10		KM41256A-12		KM41256A-15		Unit	Notes
		KM41257A-10		KM41257A-12		KM41257A-15			
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	200		230		260		ns	
Read-modify-write cycle time	$t_{RWC}$	245		265		310		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		100		120		150	ns	3.4
Access time from $\overline{CAS}$	$t_{CAC}$		50		60		75	ns	3.5
Output buffer turn-off delay time	$t_{OFF}$	0	25	0	30	0	40	ns	6
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	ns	
$\overline{RAS}$ precharge time	$t_{RP}$	90		100		100		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	100	10,000	120	10,000	150	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	50		60		75		ns	
$\overline{CAS}$ precharge time (all cycles except page mode)	$t_{CPN}$	45		50		60		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	50	10,000	60	10,000	75	10,000	ns	
$\overline{CAS}$ hold time	$t_{CSH}$	110		120		150		ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	50	25	60	25	75	ns	4
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	10		10		10		ns	
Row address set-up time	$t_{ASR}$	0		0		0		ns	
Row address hold time	$t_{RAH}$	15		15		15		ns	
Column address set-up time	$t_{ASC}$	0		0		0		ns	
Column address hold time	$t_{CAH}$	15		20		25		ns	

KM41256/7A STANDARD OPERATION (Continued)

Parameter	Symbol	KM41256A-10		KM41256A-12		KM41256A-15		Units	Notes
		KM41257A-10		KM41257A-12		KM41257A-15			
		Min	Max	Min	Max	Min	Max		
Column address hold time referenced to $\overline{\text{RAS}}$	$t_{AR}$	65		80		100		ns	
Read command set-up time	$t_{RCS}$	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{RCH}$	0		0		0		ns	
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{RRH}$	20		20		20		ns	
Write command set-up time	$t_{WCS}$	0		0		0		ns	7
Write command hold time	$t_{WCH}$	35		40		45		ns	
Write command pulse width	$t_{WCP}$	35		40		45		ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{RWL}$	40		40		45		ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{CWL}$	40		40		45		ns	
Data-in set-up time	$t_{DS}$	0		0		0		ns	
Data-in hold time	$t_{DH}$	35		40		45		ns	
$\overline{\text{CAS}}$ to write enable delay time	$t_{CWD}$	50		60		75		ns	7
$\overline{\text{RAS}}$ to write enable delay time	$t_{RWD}$	100		120		150		ns	7
Write command hold time referenced to $\overline{\text{RAS}}$	$t_{WCR}$	90		100		120		ns	
Data-in hold time referenced to $\overline{\text{RAS}}$	$t_{DHR}$	85		100		120		ns	
Refresh period (256 cycles)	$t_{REF}$		4		4		4	ms	

KM41256/7A  $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$  REFRESH

CAS setup time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CSR}$	20		25		30		ns	
CAS hold time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	$t_{CHR}$	50		55		60		ns	
Refresh counter test cycle time	$t_{RTC}$	330		375		430		ns	
Refresh counter test $\overline{\text{CAS}}$ precharge time	$t_{CPT}$	50		60		70		ns	
Refresh counter test $\overline{\text{RAS}}$ pulse width	$t_{TRAS}$	230		265		320		ns	
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ hold time	$t_{RPC}$	20		20		20		ns	

KM41257A NIBBLE MODE

Nibble mode read/write cycle time	$t_{NC}$	50		60		75		ns	
Nibble mode read-write cycle time	$t_{NRWC}$	75		90		105		ns	
Nibble mode access time	$t_{NCAC}$		20		30		40	ns	
Nibble mode $\overline{\text{CAS}}$ pulse width	$t_{NCAS}$	20		30		40		ns	
Nibble mode $\overline{\text{CAS}}$ precharge time	$t_{NCP}$	20		25		30		ns	
Nibble mode $\overline{\text{RAS}}$ hold time	$t_{NRSH}$	30		40		50		ns	
Nibble mode $\overline{\text{CAS}}$ hold time referenced to $\overline{\text{RAS}}$	$t_{RNH}$	20		20		20		ns	
Nibble mode $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time	$t_{NCWD}$	30		30		35		ns	
Nibble mode $\overline{\text{W}}$ to $\overline{\text{CAS}}$ lead time	$t_{NCWL}$	25		25		30		ns	

KM41256A PAGE MODE (Continued)


Parameter	Symbol	KM41256A-10		KM41256A-12		KM41256A-15		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Page mode cycle time	$t_{PC}$	100		120		145		ns	
CAS precharge time (page mode only)	$t_{CP}$	45		50		60		ns	

NOTES

1. An initial pause of 100 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved.
2.  $V_{IH}(\min)$  and  $V_{IL}(\max)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(\min)$  and  $V_{IL}(\max)$  and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the  $t_{RCD}(\max)$  limit insures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
5. Assumes that  $t_{RCD} \geq t_{RCD}(\max)$ .
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
7.  $t_{CWD}$  and  $t_{RWD}$  are restrictive operating parameters for the read-modify-write cycle only. If  $t_{WCS} \geq t_{WCS}(\min)$ , the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If  $t_{CWD} \geq t_{CWD}(\min)$  and  $t_{RWD} > t_{RWD}(\min)$ , the cycle is a late write cycle and the data output will contain data read from the selected cell. If neither of the above conditions are met, the condition of the data out (at access time until  $\overline{CAS}$  goes back to  $V_{IH}$ ) is indeterminate.


TIMING DIAGRAMS

READ CYCLE




TIMING DIAGRAMS (Continued)

WRITE CYCLE (EARLY WRITE)



2

READ-WRITE/READ-MODIFY-WRITE CYCLE




DON'T CARE




TIMING DIAGRAMS (Continued)

NIBBLE MODE READ CYCLE (KM41257A)



NIBBLE MODE WRITE CYCLE (KM41257A)




DON'T CARE

2




TIMING DIAGRAMS (Continued)

NIBBLE MODE READ-WRITE CYCLE (KM41257A)



RAS-ONLY REFRESH CYCLE

NOTE: CAS =  $V_{IH}$ , W, D = Don't Care




 DON'T CARE

TIMING DIAGRAMS (Continued)


2

HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH CYCLE


NOTE: Address, W, D = Don't Care



DON'T CARE

TIMING DIAGRAMS (Continued)

**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**



**KM41256/7A OPERATION**

**Device Operation**

The KM41256/7A contains 262,144 memory locations. Eighteen address bits are required to address a particular memory location. Since the KM41256/7A has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe ( $\overline{RAS}$ ), the column address strobe ( $\overline{CAS}$ ) and the valid address inputs.

Operation of the KM41256/7A begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM41256/7A cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned

to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

**$\overline{RAS}$  and  $\overline{CAS}$  Timing**

The minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse width are specified by  $t_{RAS(min)}$  and  $t_{CAS(min)}$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{RAS}$  low, it must not be aborted prior to satisfying the minimum  $\overline{RAS}$  and  $\overline{CAS}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{RAS}$  precharge time,  $t_{RP}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM41256/7A begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

## DEVICE OPERATION (Continued)

### Read

A read cycle is achieved by maintaining the write enable input ( $\bar{W}$ ) high during a  $\bar{R}\bar{A}\bar{S}$ /CAS cycle. The output of the KM41256/7A remains in the Hi-Z state until valid data appears at the output. If  $\bar{C}\bar{A}\bar{S}$  goes low before  $t_{\text{RCD}}(\text{max})$ , the access time to valid data is specified by  $t_{\text{RAC}}$ . If  $\bar{C}\bar{A}\bar{S}$  goes low after  $t_{\text{RCD}}(\text{max})$ , the access time is measured from  $\bar{C}\bar{A}\bar{S}$  and is specified by  $t_{\text{CAC}}$ . In order to achieve the minimum access time,  $t_{\text{RAC}}(\text{min})$ , it is necessary to bring  $\bar{C}\bar{A}\bar{S}$  low before  $t_{\text{RCD}}(\text{max})$ .

### Write

The KM41256/7A can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\bar{W}$  and  $\bar{C}\bar{A}\bar{S}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\bar{W}$  or  $\bar{C}\bar{A}\bar{S}$ , whichever is later.

**Early Write:** An early write cycle is performed by bringing  $\bar{W}$  low before  $\bar{C}\bar{A}\bar{S}$ . The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

**Read-Modify-Write:** In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\bar{W}$  low after  $\bar{C}\bar{A}\bar{S}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

**Late Write:** If  $\bar{W}$  is brought low after  $\bar{C}\bar{A}\bar{S}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{\text{RWD}}$  and  $t_{\text{OWD}}$ , are not necessarily met. The state of data-out is indeterminate since the output could be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### Data Output

The KM41256/7A has a three-state output buffer which is controlled by  $\bar{C}\bar{A}\bar{S}$  (and  $\bar{W}$  for early write).

Whenever  $\bar{C}\bar{A}\bar{S}$  is high ( $V_{\text{IH}}$ ), the output is in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output, the output first remains in the Hi-Z state until the data is valid and then the valid data appears at the output. The valid data remains at the output until  $\bar{C}\bar{A}\bar{S}$  returns high. This is true even if a new

$\bar{R}\bar{A}\bar{S}$  cycle occurs (as in hidden refresh). Each of the KM41256/7A operating cycles is listed below after the corresponding output state produced by the cycle.

**Valid Output Data:** Read, Read-Modify-Write, Hidden Refresh, Page Mode Read, Page Mode Read-Modify-Write, Nibble Mode Read, Nibble Mode Read-Modify-Write.

**Hi-Z Output State:** Early Write,  $\bar{R}\bar{A}\bar{S}$ -only Refresh, Page Mode Write, Nibble Mode Write,  $\bar{C}\bar{A}\bar{S}$ -before- $\bar{R}\bar{A}\bar{S}$  Refresh,  $\bar{C}\bar{A}\bar{S}$ -only cycle.

**Indeterminate Output State:** Delayed Write

### Refresh

The data in the KM41256/7A is stored on a tiny capacitor within each memory cell. Due to leakage, the data will leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 4 ms. There are several ways to accomplish this.

**$\bar{R}\bar{A}\bar{S}$ -Only Refresh:** This is the most common method for performing refresh. It is performed by strobing in a row address with  $\bar{R}\bar{A}\bar{S}$  while  $\bar{C}\bar{A}\bar{S}$  remains high.

**$\bar{C}\bar{A}\bar{S}$ -before- $\bar{R}\bar{A}\bar{S}$  Refresh:** The KM41256/7A has  $\bar{C}\bar{A}\bar{S}$ -before- $\bar{R}\bar{A}\bar{S}$  on-chip refreshing capability that eliminates the need for external refresh addressed. If  $\bar{C}\bar{A}\bar{S}$  is held low for the specified set up time ( $t_{\text{CSR}}$ ) before  $\bar{R}\bar{A}\bar{S}$  goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs and the on-chip refresh address counter is internally incremented in preparation for the next  $\bar{C}\bar{A}\bar{S}$ -before- $\bar{R}\bar{A}\bar{S}$  refresh cycle.

**Hidden Refresh:** A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the  $\bar{C}\bar{A}\bar{S}$  active time and strobing in a refresh row address with  $\bar{R}\bar{A}\bar{S}$ . The KM41256/7A hidden refresh cycle is actually a  $\bar{C}\bar{A}\bar{S}$ -before- $\bar{R}\bar{A}\bar{S}$  refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required in hidden refresh cycles by DRAMS that do not have  $\bar{C}\bar{A}\bar{S}$ -before- $\bar{R}\bar{A}\bar{S}$  refresh capability.

**Other Refresh Methods:** It is also possible to refresh the KM41256/7A by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general  $\bar{R}\bar{A}\bar{S}$ -only refresh is the preferred method.

## DEVICE OPERATION (Continued)

### Page Mode (KM41256A)

The KM41256A has page mode capability. Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed it is possible to mix these cycles in any order. A page mode cycle begins with a normal cycle. While  $\overline{RAS}$  is kept low to maintain the row address,  $\overline{CAS}$  is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

### Nibble Mode (KM41257A)

The KM41257A has nibble mode capability. Nibble mode operation allows high speed serial read, write or read-modify-write access of 4 consecutive bits. The first of 4 bits is accessed in the usual manner. The remaining nibble bits are accessed by toggling  $\overline{CAS}$  high then low while  $\overline{RAS}$  remains low.

The 4 bits of data that may be accessed during nibble mode are determined by the lower 8 row address bits ( $RA_0$ - $RA_7$ ) and 8 column address bits ( $CA_0$ - $CA_7$ ). The two address bits,  $RA_6$  and  $CA_6$ , are used to select 1 of the 4 nibble bits for initial access. The remaining nibble bits are accessed by toggling  $\overline{CAS}$  with  $\overline{RAS}$  held low. Each high-low  $\overline{CAS}$  transition will internally increment the nibble address ( $RA_6$ ,  $CA_6$ ) as shown in the following diagram.



If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation is executed again on a subsequent access, the new data will be written into the selected cell location.

A nibble cycle can be a read, write, or read-modify-write cycle. Any combinations of reads and writes or read-modify-writes are allowed.

#### $\overline{CAS}$ -before- $\overline{RAS}$ Refresh Counter test cycle

A special timing sequence using the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle provides a convenient method of verifying the functionality of the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh activated circuitry.

After the  $\overline{CAS}$ -before- $\overline{RAS}$  refresh operation, if  $\overline{CAS}$  goes high and then low again while  $\overline{RAS}$  is held low, the read and write operations are enabled.

This is shown in the  $\overline{CAS}$ -before- $\overline{RAS}$  counter test cycle timing diagram. A memory cell can be addressed with 9 row address bits and 9 column address bits defined as follows:

**Row Address**—Bits A0 through A7 are supplied by the on-chip refresh counter. The A8 bit is set high internally.

**Column Address**—Bits A0 through A8 are strobed-in by the falling edge of  $\overline{CAS}$  as in a normal memory cycle.

### Suggested $\overline{CAS}$ -before- $\overline{RAS}$ Counter Test Procedures

The  $\overline{CAS}$ -before- $\overline{RAS}$  refresh counter test cycle timing is used in each of the following steps:

1. Initialize the internal refresh counter by performing 8 cycles.
2. Write a test pattern of "lows" into the memory cells at a single column address and 256 row addresses. (The row addresses are supplied by the on-chip refresh counter.)
3. Using read-modify-write cycles, read the "lows" written during step 2 and write "highs" into the same memory locations. Perform this step 256 times so that highs are written into the 256 memory cells.
4. Read the "highs" written during step 3.
5. Compliment the test pattern and repeat steps 2, 3 and 4.

### Power-up

If  $\overline{RAS} = V_{SS}$  during power-up the KM41256/7A might begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.

An initial pause of 100 $\mu$ sec is required after power-up followed by 8 initialized cycles before proper device operation is assured. Eight initialization cycles are also required after any 4 msec period in which there are no  $\overline{RAS}$  cycles. An initialization cycle is any cycle in which  $\overline{RAS}$  is cycled.

### Termination

The lines from the TTL driver circuits to the KM41256/7A inputs act like unterminated transmission lines resulting in significant positive and negative overshoots at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be us-

**DEVICE OPERATION** (Continued)

ed, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM41256/7A input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

**Board Layout**

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possi-

ble address and control lines to all the DRAMS.

**Decoupling**

The importance of proper decoupling cannot be over emphasized. Excessive transient noise or voltage droop on the  $V_{CC}$  line can cause loss of data integrity (soft errors). The total combined voltage changes over time in the  $V_{CC}$  to  $V_{SS}$  voltage (measured at the device pins) should not exceed 500mV.


A high frequency 0.1 $\mu$ F ceramic decoupling capacitor should be connected between the  $V_{CC}$  and ground pins of each KM41256/7A using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM41256/7A and they supply much of the current used by the KM41256/7A during cycling.

In addition, a large tantalum capacitor with a value of 47 $\mu$ F to 100 $\mu$ F should be used for bulk decoupling to recharge the 0.3 $\mu$ F capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor throughout the memory array.

**PACKAGE DIMENSIONS**

**16-LEAD PLASTIC DUAL IN-LINE PACKAGE**


Units: Inches (millimeters)



PACKAGE DIMENSIONS (Continued)

18-PIN PLASTIC LEADED CHIP CARRIER

Units: Inches (millimeters)



16-LEAD PLASTIC ZIG-ZAG IN-LINE PACKAGE

