



Universal Dual Filter

GENERAL DESCRIPTION

The ML2110 consists of two independent switched capacitor filters that perform second order filter functions such as lowpass, bandpass, highpass, notch and allpass. All filter configurations, including Butterworth, Bessel, Cauer, and Chebyshev can be formed.

The center frequency of these filters is tuned by an external clock or the external clock and resistor ratio.


The ML2110 frequency range is specified to 30 kHz with $\pm 2.25 \text{V}$ (single 5V operation) to $\pm 5.5 \text{V}$ power supplies. For higher frequency operation the ML2111 is specified up to 150 kHz operation. These filters are ideal where center frequency accuracy and high Qs are needed.

The ML2110 is a pin compatible superior replacement for MF10, LMF100, and LTC1060 filters.


FEATURES

- Specified for operation up to 30kHz
- Center frequency x Q product \leq 2MHz
- Separate highpass, notch, allpass, bandpass, and lowpass outputs
- Center frequency accuracy of $\pm 0.3\%$ or $\pm 0.8\%$ max.
- Q accuracy of $\pm 3\%$ or $\pm 6\%$ max.
- Clock inputs are TTL or CMOS compatible with a duty cycle of 40% to 60%
- Single 5V (±2.25V) or ±5V supply operation

BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	LP_A	Lowpass output for biquad A.	11	CLK_B	Clock input for biquad B.
2	BP_A	Bandpass output for biquad A.	12	50/100/HOL	DInput pin to control the clock-to- center-frequency ratio of 50:1 or
3	N/AP/HP _A	Notch/allpass/highpass output for biquad A.			100:1, or to stop the clock to hold the last sample of the bandpass or lowpass outputs.
4	INV _A	Inverting input of the summing op amp for biquad A.	13	V_{D-}	Negative digital supply.
5	S1 _A	Auxiliary signal input pin used in modes 1a, 1d, 4, 5, and 6b.	14	V_{A-}	Negative analog supply.
	C		15	AGND	Analog ground.
6	$S_{A/B}$	Controls S2 input function.	16	S1 _B	Auxiliary signal input pin used in
7	V_{A+}	Positive analog supply.		J	modes 1a, 1d, 4, 5, and 6b.
8	V_{D+}	Positive digital supply.	17	INV_B	Inverting input of the summing op amp for biquad B.
9	LSh	Reference point for clock input levels. Logic threshold typically 1.4V above LSh voltage.	18	N/AP/HP _B	Notch/allpass/highpass output for biquad B.
10	CLK_A	Clock input for biquad A.	19	BP_B	Bandpass output for biquad B.
			20	LP_B	Lowpass output for biquad B.

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Supply Voltage	
İV _{A+} I, IV _{D+} I - IV _{A-} I, IV _{D-} I	13V
V_{A+} , V_{D+} to LSh	13V
Inputs $ V_{A+}, V_{D+} +0.3 \text{ V to } V_{A+} $	
Outputs $ V_{A+}, V_{D+} + 0.3 \text{ V to } V_{A+} $	√ _{A-} , V _{D-} I -0.3V
$ V_{A+} $ to $ V_{D+} $	±0.3V
Junction Temperature	150°C
Storage Temperature Range –	65°C to 150°C

Lead Temperature (Soldering, 10 sec)	260°C
Thermal Resistance (θ_{IA})	
20-Pin PDIP	67°C/W
20-Pin SOIC	95°C/W

OPERATING CONDITIONS

Temperature Range	
ML2110BCX, ML2110CCX	0°C to 70°C
ML2110CIX	40°C to 85°C
Supply Range	±2.25V to ±6.0V
11 / 0	

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, $V_{A+} = V_{D+} = 5V \pm 10\%$, $V_{A-} = V_{D-} = -5V \pm 10\%$, $C_L = 25 pF$, $V_{IN} = 2.5 \times V_{PK}$ (1.767 x V_{RMS}), Clock Duty Cycle = 40% to 60%, T_A = Operating Temperature Range (Note 1)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
FILTER						•	-1
f _{0(MAX)}	Maximum Center Frequency (Note 2)	Figure 16 (Mode 1), Q ≤ 50, Q Accuracy ≤ ± 2	gure 16 (Mode 1), ≤ 50, Q Accuracy ≤ ± 20%			20	kHz
		Figure 16 (Mode 1), Q≤20, Q Accuracy≤±1	0%			30	kHz
f _{0(MIN)}	Minimum Center Frequency (Note 2)	Figure 16 (Mode 1), Q ≤ 50, Q Accuracy ≤ ± 3	0%	25			Hz
		Figure 16 (Mode 1), $Q \le 20$, Q Accuracy $\le \pm 15\%$		25			Hz
	Temperature Coefficient	f _{CLK} < 1MHz			-10		ppm/°C
	Clock to Center Frequency Ratio	50:1, f _{CLK} = 250kHz	B Suffix	49.85	50.00	50.15	
	Q = 10, Figure 16 (Mode 1)	C Suffix		49.60	50.00	50.40	
		100:1, f _{CLK} = 500kHz	B Suffix	100.0	100.3	100.6	
			C Suffix	99.50	100.3	101.1	
f _{CLK}	Clock Frequency	Q ≤ 20, Q Accuracy ≤ ±15%		2.5		1500	kHz
	Clock Feedthrough $f_{CLK} \le 1MHz$				10	20	mV _(P-P)
	Q Accuracy	$f_0 = 5kHz, Q = 10, 50:1$				±3	%
		Figure 16 (Mode 1)	C Suffix			±6	%
		$f_0 = 5kHz, Q = 10, 100:1$	B Suffix			±4	%
		Figure 16 (Mode 1)	C Suffix			±8	%
	Q Temperature Coefficient	$f_{CLK} < 500 \text{kHz}, Q = 10$			20		ppm/°C
V _{OS2, 3}	DC Offset	50:1, f _{CLK} = 250kHz	B Suffix		7	40	mV
		$S_{A/B}$ = High or Low	C Suffix		7	60	mV
		100:1, f _{CLK} = 500kHz	B Suffix	14	60		mV
		$S_{A/B}$ =High or Low	C Suffix	14	100		mV

ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
FILTER (Co	ontinued)	·			•		
	Gain Accuracy, DC Lowpass	R1,R3 = $20k\Omega$, R2 = $2k\Omega$, 100:1, f ₀ = $5kHz$, Q = 10			0.01	2	%
	Gain Accuracy, Bandpass at f ₀	$R1,R3 = 20k\Omega, R2 = 2k\Omega,$	B Suffix		1	4	%
		100:1, $f_0 = 5kHz$, $Q = 10$	C Suffix		1	8	%
	Gain Accuracy, DC Notch Output	R1,R3 = $20k\Omega$, R2 = $2k\Omega$, 100:1, f ₀ = $5kHz$, Q = 10			0.02	2	%
	Noise (Note 3)	Bandpass	50:1		80		μV_{RMS}
	Figure 16 (Mode 1),		100:1		100		μV_{RMS}
	$Q = 1$, $R1 = R2 = R3 = 2k\Omega$, $5kHz$	Lowpass	50:1		105		μV_{RMS}
			100:1		130		μV_{RMS}
		Notch	50:1		80		μV_{RMS}
			100:1		100		μV_{RMS}
	Noise (Note 3)	Bandpass, R1 = $20k\Omega$	50:1		256		μV_{RMS}
	Figure 16 (Mode 1), Q = 10,		100:1		315		μV_{RMS}
	$R3 = 20k\Omega$, $R2 = 2k\Omega$, $5kHz$	Lowpass, $R1 = 2k\Omega$	50:1		262		μV_{RMS}
			100:1		320		μV _{RMS}
		Notch, R1 = $2k\Omega$	50:1		33		μV_{RMS}
			100:1		38		μV_{RMS}
	Crosstalk	$f_{CLK} = 250 \text{kHz}, f_0 = 5 \text{kHz}$	•		-70		dB
FILTER, VA	$V_{A} + = V_{D} + = 2.25V, V_{A} - = V_{D} - = -2.25V, V_{A}$	$V_{IN} = 0.707 \text{ x V}_{PK} (0.5 \text{ x V}_{RMS})$					
f _{0(MAX)}	Maximum Center Frequency	Figure 16 (Mode 1), $Q \le 50$, Q Accuracy $\le \pm 2$	5%			20	kHz
		Figure 16 (Mode 1), $Q \le 20$, Q Accuracy $\le \pm 1$	2%			30	kHz
f _{0(MIN)}	Minimum Center Frequency	Figure 16 (Mode 1), $Q \le 50$, Q Accuracy $\le \pm 3$	0%	25			Hz
		Figure 16 (Mode 1), $Q \le 20$, Q Accuracy $\le \pm 1$	5%	25			Hz
	Clock to Center Frequency Ratio	50:1, f _{CLK} = 250kHz	B Suffix	49.85	50.00	50.15	
	Q = 10, Figure 16 (Mode 1)		C Suffix	49.60	50.00	50.40	
		100:1, f _{CLK} = 500kHz	B Suffix	100.0	100.3	100.6	
			C Suffix	99.50	100.3	101.1	
f _{CLK}	Clock Frequency	$Q \le 20$, Q Accuracy $\le \pm 1$.	5%	2.5		1500	kHz
	Q Accuracy	$f_0 = 250 \text{kHz}, Q = 10,$	B Suffix			±3	%
		50:1, Figure 16 (Mode 1)	C Suffix			±6	%
		$f_0 = 5kHz, Q = 10,$	B Suffix			±4	%
		100:1, Figure 16 (Mode 1)	C Suffix			±8	%

ELECTRICAL CHARACTERISTICS (Continued)


SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
FILTER, VA	$V_A + = V_D + = 2.25V$, $V_{A^-} = V_{D^-} = -2.25V$, V_{IN}	$V = 0.707 \times V_{PK} (0.5 \times V_{RMS})$	(Continued)		1		1
	Noise (Note 3)	Bandpass	50:1		80		μV_{RMS}
	Figure 16 (Mode 1),		100:1		100		μV_{RMS}
	$Q = 1$, $R1 = R2 = R3 = 2k\Omega$, $5kHz$	Lowpass	50:1		105		μV_{RMS}
			100:1		130		μV_{RMS}
		Notch	50:1		80		μV_{RMS}
			100:1		100		μV_{RMS}
	Noise (Note 3)	Bandpass, R1 = $20k\Omega$	50:1		256		μV_{RMS}
	Figure 16 (Mode 1), Q = 10,		100:1		315		μV_{RMS}
	$R3 = 20k\Omega$, $R2 = 2k\Omega$, $5kHz$	Lowpass, $R1 = 2k\Omega$	50:1		262		μV_{RMS}
			100:1		320		μV_{RMS}
		Notch, $R1 = 2k\Omega$	50:1		33		μV_{RMS}
			100:1		38		μV_{RMS}
OPERATIO	DNAL AMPLIFIERS					_	
V _{OS1}	DC Offset Voltage				2	15	mV
A _{VOL}	DC Open Loop Gain	$R_L = 1k\Omega$			95		dB
	Gain Bandwidth Product				2.4		MHz
	Slew Rate				2.0		V/µs
	Output Voltage Swing (Clipping Level)	$R_L = 2k\Omega$, IVI from V_{A+} o	r V _{A-}		0.5	1.2	V
	Output Short Circuit Current	Source			50		mA
		Sink			25		mA
CLOCK							•
	V _{CLK} Input Low Voltage					0.8	V
	V _{CLK} Input High Voltage			2.0			V
	CLK _A , CLK _B Pulse Width	V _{CLK} High or Low		250			ns
SUPPLY						•	<u>'</u>
$(I_{A+})+(I_{D+})$	Supply Current, $(V_{A+}) + (V_{D+})$	f _{CLK} = 250 kHz			13	22	mA
(I _{A-})+(I _{D-})	Supply Current, $(V_{A-}) + (V_{D-})$	f _{CLK} = 250 kHz			12	21	mA
I _{LSh}	Supply Current, LSh	f _{CLK} = 250 kHz			0.5	1	mA
	Supply Current, LSh its are guaranteed by 100% testing, sampling, or corr		ons		0.5	1	

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions.

Note 2: The center frequency is defined as the peak of the bandpass output.

Note 3: The noise is measured with an HP8903A audio analyzer with a bandwidth of 30kHz, which is 6 times the f_0 at 50:1 or at 100:1.

TYPICAL PERFORMANCE CURVES







Figure 1. f_{CLK}/f_0 vs. f_{CLK} (100:1, 50:1 at $V_S = \pm 2.5V$ or $V_S = \pm 5V$)







Figure 2A. f_{CLK}/f_0 Deviation vs. Temperature ($V_S = \pm 5V$)

Figure 2B. f_{CLK}/f_0 Deviation vs. Temperature ($V_S = \pm 2.5V$)






Figure 3. Q Error vs. f_{CLK} (100:1, 50:1 at $V_S = \pm 2.5V$ or $V_S = \pm 5V$)

TYPICAL PERFORMANCE CURVES (Continued)




Figure 4A. Q Deviation vs. Temperature ($V_S = \pm 5V$)




Figure 5A. f_{CLK}/f_0 Deviation vs. Q ($V_S = \pm 5V$)




Figure 6A. Q Deviation vs. Q (50:1, $V_S = \pm 5V$)




Figure 4B. Q Deviation vs. Temperature ($V_S = \pm 2.5V$)




Figure 5B. f_{CLK}/f_{NOTCH} Deviation vs. Q ($V_S = \pm 5V$)




Figure 6B. Q Deviation vs. Q (100:1, $V_S = \pm 5V$)

TYPICAL PERFORMANCE CURVES (Continued)




Figure 7A. Distortion vs. f_{IN} (50:1, $V_S = \pm 5V$)




Figure 8A. Noise Spectrum Density (Q = 1)




Figure 9. f_{CLK}/f_{NOTCH} vs. f_{CLK}




Figure 7B. Distortion vs. f_{IN} (100:1, $V_S = \pm 5V$)




Figure 8B. Noise Spectrum Density (Q = 10)




Figure 10. Notch Depth vs. f_{CLK}

TYPICAL PERFORMANCE CURVES (Continued)




Figure 11. Supply Current vs. Supply Voltage




Figure 12. Supply Current vs. Temperature

FUNCTIONAL DESCRIPTION

POWER SUPPLIES

The analog (V_{A+}) and digital (V_{D+}) supply pins, in most cases, are tied together and bypassed to AGND with 100nF and 10nF disk ceramic capacitors. The supply pins can be bypassed separately if a high level of digital noise exists. These pins are internally connected by the IC substrate and should be biased from the same DC source. The ML2110 operates from either a single supply at 5V $\pm 10\%$, or dual supplies at ± 4.5 V to ± 6 V.

CLOCK INPUT PINS AND LEVEL SHIFT

With dual supplies equal to or higher than $\pm 4.0V$, the LSh pin can be connected to the same potential as either the AGND or the V_{A^-} pin. With single supply operation the negative supply pins and LSh pin should be tied to the system ground. The AGND pin should be biased half way between V_{A^+} and V_{A^-} . Under these conditions the clock levels are TTL or CMOS compatible. Both input clock pins share the same level shift pin.

50/100/HOLD

Tying the 50/100/HOLD pin to the V_{A+} and V_{D+} pins makes the filter operate in the 50:1 mode. Tying the pin half way between V_{A+} and V_{A-} makes the filter operate in the 100:1 mode. The input range for 50/100/HOLD is either 2.5V ± 0.5 V with a total power supply range of 5V, or 5V ± 0.5 V with a total power supply range of 10V. When 50/100/HOLD is tied to the negative power supply input, the filter operation is stopped and the bandpass and lowpass outputs act as a sample/hold circuit which holds the last sample.

S1_A & S1_B

These voltage signal input pins should be driven by a source impedance of less than $5k\Omega$. The S_{1A} and S_{1B} pins can be used to feedforward the input signal for allpass filter configurations (see modes 4 & 5) or to alter the clock-to-center-frequency ratio (f_{CLK}/f_0) of the filter (see modes 1b, 1c, 2a, & 2b). When these pins are not used they should be tied to the AGND pin.

$S_{A/B}$

When $S_{A/B}$ is high, the S2 negative input of the voltage summing device is tied to the lowpass output. When the $S_{A/B}$ pin is connected to the negative supply, the S2 input switches to ground.

AGND

AGND is connected to the system ground for dual supply operation. When operating with a single positive supply the analog ground pin should be biased half way between V_{A+} and V_{A-} , and bypassed with a 100nF capacitor. The positive inputs of the internal op amps and the reference point of the internal switches are connected to the AGND pin.

f_{CLK}/f₀ RATIO

The ML2110 is a sampled data filter and approximates continuous time filters. The filter deviates from its ideal continuous filter model when the (f_{CLK}/f_0) ratio decreases and when the Qs are low.

FUNCTIONAL DESCRIPTION (Continued)

$f_0 \times Q$ PRODUCT RATIO

The $f_0 \times Q$ product of the ML2110 depends on the clock frequency and the mode of operation. The $f_0 \times Q$ product is mainly limited by the desired f_0 and Q accuracy for clock frequencies below 1MHz in mode 1 and its derivatives. If the clock to center frequency ratio is lowered below 50:1, the $f_0 \times Q$ product can be further increased for the same clock frequency and for the same Q value.

Mode 3, (Figure 24) and the modes of operation where R4 is finite, are "slower" than the basic mode 1. The resistor R4 places the input op amp inside the resonant loop. The finite GBW of this op amp creates an additional phase shift and enhances the Q value at high clock frequencies.

OUTPUT NOISE

The wideband RMS noise on the outputs of the ML2110 is nearly independent of the clock frequency, provided that the clock itself does not become part of the noise. Noise at the BP and LP outputs increases for high values of Q.

FILTER FUNCTION DEFINITIONS

Each filter of the ML2110, along with external resistors and a clock, approximates second order filter functions. These are tabulated below in the frequency domain.

1. **Bandpass function:** available at the bandpass output pins (BP_A, BP_B), Figure 13.

$$G(s) = H_{OBP} \times \frac{\frac{s \times \omega_0}{Q}}{s^2 + \left(\frac{s \times \omega_0}{Q}\right) + {\omega_0}^2}$$
(1)

where:

 $H_{OBP} = Gain at \omega = \omega_0$

 $f_0 = \omega_0/2\pi$. The center frequency of the complex pole pair is f_0 . It is measured as the peak frequency of the bandpass output.

Q = the Quality factor of the complex pole pair. It is the ratio of f_0 to the -3dB bandwidth of the 2nd order bandpass function. The Q is always measured at the filter BP output.




Figure 13.




Figure 14.

FILTER FUNCTION DEFINITIONS (Continued)

2. **Lowpass function:** available at the LP output pins, Figure 14.

$$G(s) = H_{OLP} \times \frac{\omega_0^2}{s^2 + \left(\frac{s \times \omega_0}{Q}\right) + \omega_0^2}$$
 (2)

where:

H_{OLP} = DC gain of the LP output

3. **Highpass function:** available only in mode 3 at N/AP/HP_A and N/AP/HP_B, Figure 15.

$$G(s) = H_{OHP} \times \frac{s^2}{s^2 + \left(\frac{s \times \omega_0}{Q}\right) + \omega_0^2}$$
(3)

 H_{OHP} = Gain of the HP output for $f \rightarrow f_{CLK}/2$.

4. **Notch function:** available at N/AP/HP_A and N/AP/HP_B for several modes of operation.

$$G(s) = H_{ON2} \times \frac{\left(s^2 + \omega_n^2\right)}{s^2 + \left(\frac{s \times \omega_0}{Q}\right) + \omega_0^2}$$
(4)

 H_{ON2} = Gain of the notch output for $f \rightarrow f_{CLK}/2$.

 H_{ON1} = Gain of the HP output for $f \rightarrow 0$


 $f_n = \omega_n/2\pi$. The frequency of the notch occurrence is f_n .

5. **Allpass function:** available at N/AP/HP_A and N/AP/HP_B for modes 4 and 4a.

$$G(s) = H_{OAP} \times \frac{s^2 - \frac{s \times \omega_0}{Q} + \omega_0^2}{s^2 + \frac{s \times \omega_0}{Q} + \omega_0^2}$$
(5)

 H_{OAP} = Gain of the allpass output for $0 < f < f_{CLK}/2$

For allpass functions, the center frequency and the Q of the numerator complex zero pair is the same as the denominator. Under these conditions the magnitude response is a straight line. In mode 5 the center frequency f_Z of the numerator complex zero pair is different than f_0 . For high numerator Q's, the magnitude response will have a notch at f_Z .






Figure 15.

MODE	BP _A , BP _B	N/AP/HP _A , N/AP/HP _B	f _C	f _Z
6a	LP	HP	$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$	
6b	LP	LP	$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$	
7	LP	AP	$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$	$\frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$

Table 1. First Order Functions.

MODE	LP _A , LP _B	BP _A , BP _B	N/AP/HP _{A&B}	\mathfrak{f}_0	f _N
1	LP	BP	Notch	<u>f_{CLK}</u> 100(50)	f_0
1a	LP	BP	BP	<u>f_{CLK}</u> 100(50)	
1b	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$
1c	LP	ВР	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$
1d	LP	BP		<u>f_{CLK}</u> 100(50)	
2	LP	BP	Notch	$\frac{f_{\text{CLK}}}{100(50)} \times \sqrt{1 + \frac{R2}{R4}}$	<u>f_{CLK}</u> 100(50)
2a	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R2}{R4} + \frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R6}{R5 + R6}}$
2b	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4} + \frac{R6}{R5 + R6}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R6}{R5 + R6}}$
3	LP	BP	HP	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$	
3a	LP	BP	Notch	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R_h}{R_l}}$
4	LP	BP	AP	$\frac{f_{CLK}}{100(50)}$	
4a	LP	BP	AP	$\frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}$	
5	LP	BP	CZ	$\frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R2}{R4}}$	$\frac{f_{\text{CLK}}}{100(50)} \times \sqrt{1 - \frac{R2}{R4}}$

Table 2. Second Order Functions

OPERATION MODES

There are three basic modes of operation — Modes 1, 2, and 3, each of which has derivatives; and four secondary modes of operation — Modes 4, 5, 6, and 7, each of which also has derivatives.

In Figure 16, the input amplifier is outside the resonant loop. Because of this, mode 1 and its derivatives (modes 1a, 1b, 1c, and 1d) are faster than modes 2 and 3.

Mode 1 provides a clock tunable notch. It is a practical configuration for second order clock tunable bandpass/ notch filters. In mode 1, a band pass output with a very high Q, together with unity gain can be obtained with the dynamics of the remaining notch and lowpass outputs.

Mode 1a (Figure 17) represents the simplest hookup of the ML2110. It is useful when voltage gain at the bandpass output is required. However, the bandpass voltage gain is equal to the value of Q, and second order, clock tunable, BP resonator can be achieved with only 2 resistors. The filter center frequency directly depends on the external clock frequency. Mode 1a is not practical for high order filters as it requires several clock frequencies to tune the overall filter response.

Modes 1b and 1c, Figures 18 and 19, are similar. They both produce a notch with a frequency which is always equal to the filter center frequency. The notch and the center frequency can be adjusted with an external resistor ratio.

The clock to center frequency ratio range is:


$$\frac{500}{1} \ge \frac{f_{CLK}}{f_0} \ge \frac{100}{1} \text{ or } \frac{50}{1} \text{ (mode 1b)}$$
 (6)

$$\frac{100}{1} \text{ or } \frac{50}{1} \ge \frac{f_{\text{CLK}}}{f_0} \ge \frac{100}{\sqrt{2}} \text{ or } \frac{50}{\sqrt{2}} \text{ (mode 1c)}$$
 (7)

The input impedance of the S1 pin is clock dependent, and in general R5 should not be larger than $5k\Omega$. Mode 1b can be used to increase the clock-to-center-frequency ratio beyond 100:1. The limit for the (f_{CLK}/f_0) ratio is 500:1 for this mode. The filter will exhibit large output offsets with larger ratios. Mode 1d (Figure 20) is the fastest mode of operation: center frequencies beyond 20kHz can easily be achieved at a 50:1 ratio.

Modes 2, 2a, and 2b (Figures 21, 22, and 23) have notch outputs whose frequency, f_n , can be tuned independently from the center frequency, f_0 . However, for all cases $f_n < f_0$. These modes are useful when cascading second order functions to create an overall elliptic highpass, bandpass or notch response. The input amplifier and its feedback resistors R2 and R4 are now part of the resonant loop. Because of this, mode 2 and its derivatives are slower than mode 1 and its derivatives.


1/2 ML2110



$$\begin{split} f_0 &= \frac{f_{CLK}}{100(50)}; f_n = f_0; H_{OLP} = -\frac{R2}{R1}; H_{OBP} = -\frac{R3}{R1}; \\ H_{ON1} &= -\frac{R2}{R1}; Q = \frac{R3}{R2} \end{split}$$

Figure 16. Mode 1: 2nd Order Filter Providing Notch, Bandpass, Lowpass

1/2 ML2110



$$f_0 = \frac{f_{CLK}}{100(50)}; Q = \frac{R3}{R2}; H_{OBP1} = -\frac{R3}{R2};$$

 $H_{OBP2} = 1 (non - inverting); H_{OLP} = -1$

Figure 17. Mode 1a: 2nd Order Filter Providing Bandpass, Lowpass




Figure 18. Mode 1b: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 19. Mode 1c: 2nd Order Filter Providing Notch, Bandpass, Lowpass




Figure 20. Mode 1d: 2nd Order Filter Providing Bandpass and Lowpass for Qs Greater Than or Equal To 1.




Figure 21. Mode 2: 2nd Order Filter Providing Notch, Bandpass, Lowpass





Figure 22. Mode 2a: 2nd Order Filter Providing Notch, Bandpass, Lowpass



OPERATION MODES (Continued)

In Mode 3 (Figure 24) a single resistor ratio, R2/R4, can tune the center frequency below or above the $f_{CLK}/100$ (or $f_{CLK}/50$) ratio. Mode 3 is a state variable configuration since it provides a highpass, bandpass, lowpass output through progressive integration. Notches are acquired by summing the highpass and lowpass outputs (mode 3a, Figure 25). The notch frequency can be tuned below or above the center frequency through the resistor ratio R_b/ R_I. Because of this, modes 3 and 3a are the most versatile and useful modes for cascading second order sections to obtain high order elliptic filters. Figure 33 shows the 2 halves of an ML2110 connected in mode 3a to obtain a clock-tunable 4th order sharp elliptic bandpass filter. The first notch is created by directly summing the HP and LP outputs of the first section into the inverting input of the second section op amp. The individual Qs are 29.6, and the filter maintains its shape and performance up to a center frequency of 20kHz, as shown in Figure 34. For this circuit an external op amp is required to get the 2nd notch. The dynamics of Figure 34 show that the amplitude response at each output pin does not exceed 0dB. The

gain in the passband depends on the ratio of $(R_g/R_{h2}) \times$ $(R22/R_{h1}) \times (R21/R11)$. Any gain value can be obtained by acting on the R_g/R_{h2} ratio of the external op amp. The remaining ratios are adjusted for optimum dynamics of the output nodes. The external op amp of Figure 33 is not always required. In Figure 35, one section of mode 3a is cascaded with the other section in mode 2b to get a 4th order, 1dB ripple, elliptic bandreject filter. The clock-tocenter-frequency ratio is adjusted to 200:1. This is done in order to better approximate a linear RC notch filter. The amplitude response of the filter is shown in Figure 36 with up to 1MHz clock frequency. The 0dB bandwidth to stop bandwidth ratio is 8:1. When the filter is centered at 1kHz it should, theoretically, have a 44dB rejection with a 50Hz bandwidth. For a narrower filter: the unused BP output of the mode 2b section (Figure 35) has a gain exceeding unity which limits the dynamic range of the overall filter. For very selective bandpass/bandreject filters the mode 3a approach, as in Figure 25, yields better dynamic range since the external op amp helps to optimize the dynamics of the output nodes of the ML2110.




Figure 24. Mode 3: 2nd Order Filter Providing Highpass, Bandpass, Lowpass — 1/2 ML2110





Figure 25. Mode 3a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Notch — 1/2 ML2110

OPERATION MODES (Continued)


Modes 4 and 5 are useful for constructing allpass response filters. Mode 4a (Figure 26) gives a non-inverting output, but requires an external op amp. Mode 4, Figure 27, gives an allpass response, but due to the sampled

nature of the filter, a slight 0.5 dB peaking can occur around the center frequency. Mode 5 is recommended if this response is unacceptable. Mode 5 (Figure 28) gives a flatter response than mode 4 if $R1 = R2 = 0.02 \times R4$.



$$f_0 = \frac{f_{CLK}}{100(50)} \times \sqrt{\frac{R2}{R4}}; Q = \frac{R3}{R2} \times \sqrt{\frac{R2}{R4}}; H_{OAP} = \frac{R5}{2R}; H_{OHP} = -\frac{R2}{R1}; H_{OLP} = -\frac{R4}{R1}; H_{OBP} = -\frac{R3}{R1}; H_{OBP} = -\frac{R3$$

Figure 26. Mode 4a: 2nd Order Filter Providing Highpass, Bandpass, Lowpass, Allpass — 1/2 ML2110




$$f_0 = \frac{f_{CLK}}{100(50)}; Q = \frac{R3}{R2}; H_{OAP} = -1; H_{OLP} = -2; H_{OBP} = -\frac{2 \times R3}{R1}$$

Figure 27. Mode 4: 2nd Order Filter Providing Allpass, Bandpass, Lowpass — 1/2 ML2110

OPERATION MODES (Continued)

Modes 6 and 7 are used to construct 1st order filters. Mode 6a (Figure 29) gives a lowpass and a highpass single pole response. Mode 6b (Figure 30) gives an inverting and non-inverting lowpass single pole filter response. Mode 7 (Figure 31) gives an allpass and lowpass single pole response.




$$f_0 = \frac{f_{CLK}}{100(50)} \times \sqrt{1 + \frac{R2}{R4}}; f_Z = \frac{f_{CLK}}{100(50)} \times \sqrt{1 - \frac{R1}{R4}};$$

$$Q = \frac{R3}{R2} \times \sqrt{1 + \frac{R2}{R4}}; Q_Z = \frac{R3}{R1} \times \sqrt{1 - \frac{R1}{R4}};$$

$$H_{OBP} = \frac{R3}{R2} \times \left(1 + \frac{R2}{R1}\right); H_{OZ}(f \to 0) = \frac{\left(R4/R1\right) - 1}{\left(R4/R2\right) + 1};$$

$$H_{OZ}(f \to \frac{f_{CLK}}{2}) = \frac{R2}{R1}; H_{OLP} = \frac{1 + (R2/R1)}{1 + (R2/R4)}$$

Figure 28. Mode 5: 2nd Order Filter Providing Numerator Complex Zeroes, Bandpass, Lowpass 1/2 ML2110



$$f_C = \frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}; H_{OLP} = -\frac{R3}{R1}; H_{OHP} = -\frac{R2}{R1}$$

Figure 29. Mode 6a: 1st Order Filter Providing Highpass, Lowpass — 1/2 ML2110





Figure 30. Mode 6b: 1st Order Filter Providing Lowpass
— 1/2 ML2110


 $f_C = \frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}$; $H_{OLP1} = 1$; $H_{OLP2} = -\frac{R3}{R2}$




$$f_P = f_Z = \frac{f_{CLK}}{100(50)} \times \frac{R2}{R3}; H_{OLP} = 2 \times -\frac{R2}{R3}$$

|OUTPUT GAIN| = 1 FOR $0 \le f \le \frac{f_{CLK}}{2}$

Figure 31. Mode 7: 1st Order Filter Providing Allpass, Lowpass — 1/2 ML2110





1kHz

Frequency

1.1kHz

0.9kHz






Figure 32. Cascasding the 2 sections commected in mode 1b to obtain a clock tunable 4th order 1 dB ripple bandpass Chebyshev filter with (center frequency)/(ripple bw) of 20:1.



NOTE: For clock frequencies above 700kHz, a 12pF capacitor across R41 and a 200pF capacitor across R42 were used to prevent the passband ripple from any additional peaking.

Figure 33. Combining mode 3 with mode 3a to make the 4th order BP filter of Figure 34 with improved dynamics. The gain at each node is \leq 0dB for all input frequencies.







Figure 34. The BP Filter of Figure 33, when swept from a 2kHz to 20kHz center frequency






Figure 35. Combining mode 3 with mode 2b to create a 4th order BP elliptic filter with 1dB ripple and a ratio of 0dB to stop bandwith equal to 8:1.

Figure 36. Amplitude Response of the Notch Filter of Figure 35.

OFFSETS

Switched capacitor integrators generally exhibit higher input offsets than discrete RC integrators.

These offsets are mainly the charge injection of the CMOS switchers into the integrating capacitors. The internal op amp offsets also add to the overall offset budget. Figure 37 shows half of the ML2110 filter with its equivalent input offsets V_{OS1} , V_{OS2} , & V_{OS3} .

The DC offset at the filter bandpass output is always equal to V_{OS3} . The DC offsets at the remaining two outputs

(Notch and LP) depend on the mode of operation and external resistor ratios. Table 3 illustrates this.

It is important to know the value of the DC output offsets, especially when the filter handles input signals with large dynamic range. As a rule of thumb, the output DC offsets increase when:

- 1. The Qs decrease
- 2. The ratio (f_{CLK}/f_0) increases beyond 100:1. This is done by decreasing either the (R2/R4) or the R6/(R5 + R6) resistor ratios.





Figure 37. Equivalent Input Offsets of half of an ML2110 Filter.


ML2110

MODE	$V_{ m OSN}$	V _{OSBP}	V _{OSLP}
	$N/AP/HP_A$, $N/AP/HP_B$	BP _A , BP _B	LP _A , LP _B
1, 4	$V_{OS1} [(1/Q) + 1 + H_{OLP}] - V_{OS3}/Q$	V _{OS3}	V _{OSN} – V _{OS2}
1a	$V_{OS1} [1 + (1/Q)] - V_{OS3}/Q$	V_{OS3}	V _{OSN} – V _{OS2}
1b	$V_{OS1} [(1/Q)] + 1 + R2/R1] - V_{OS3}/Q$	V _{OS3}	\sim (V _{OSN} – V _{OS2}) (1 + R5/R6)
1c	$V_{OS1} [(1/Q)] + 1 + R2/R1] - V_{OS3}/Q$	V _{OS3}	$\sim (V_{OSN} - V_{OS2}) \frac{R5 + R6}{R5 + 2R6}$
1d	V _{OS1} [1 + R2/R1]	V _{OS3}	V _{OSN} – V _{OS2} – V _{OS3} /Q
2, 5	$[V_{\rm OS1} (1 + R2/R1 + R2/R3 + R2/R4) - V_{\rm OS3}(R2/R3)] \times \\$		
	$[R4/(R2 + R4)] + V_{OS2}[R2/(R2 + R4)]$	V_{OS3}	V _{OSN} – V _{OS2}
2a	$ [V_{OS1} (1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3)] \times $ $ \left[\frac{R4(1+k)}{R2 + R4(1+k)} \right] + V_{OS2} \left[\frac{R2}{R2 + R4(1+k)} \right]; k = \frac{R6}{R5 + R6} $	V _{OS3}	$\sim (V_{OSN} - V_{OS2}) \frac{R5 + R6}{R5 + 2R6}$
2b	$ \left[V_{OS1} (1 + R2/R1 + R2/R3 + R2/R4) - V_{OS3}(R2/R3)] \times \left[\frac{R4(k)}{R2 + R4(k)} \right] + V_{OS2} \left[\frac{R2}{R2 + R4(k)} \right] ; k = \frac{R6}{R5 + R6} $	V _{OS3}	$\sim \left(V_{OSN} - V_{OS2}\right)\left(1 + \frac{R5}{R6}\right)$
3, 4a	V_{OS2}	V _{OS3}	$V_{OS1} \left[1 + \frac{R4}{R1} + \frac{R4}{R2} + \frac{R4}{R3} \right] - V_{OS2} \left(\frac{R4}{R2} \right) - V_{OS3} \left(\frac{R4}{R3} \right)$

Table 3.

PHYSICAL DIMENSIONS inches (millimeters)





ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML2110BCP	0°C to 70°C	20-Pin PDIP (P20)
ML2110BCS	0°C to 70°C	20-Pin SOIC (S20)
ML2110CCP	0°C to 70°C	20-Pin PDIP (P20)
ML2110CCS	0°C to 70°C	20-Pin SOIC (S20)
ML2110CIP	-40°C to 85°C	20-Pin PDIP (P20)
ML2110CIS	-40°C to 85°C	20-Pin SOIC (S20)

© Micro Linear 1997. Micro Linear is a registered trademark of Micro Linear Corporation.

Products described herein may be covered by one or more of the following U.S. patents: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565761; 5,592,128; 5,594,376. Japan: 2,598,946; 2,619,299. Other patents are pending.

Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application.

2092 Concourse Drive San Jose, CA 95131 Tel: (408) 433-5200 Fax: (408) 432-0295





To receive a price quote or to request a product sample, call or send e-mail to your local representative.

When sending e-mail, be sure to include the Micro Linear part number and whether you want a price quote or a sample in the subject line.

(i.e. subject: Sample request - ML part#xxxx)

Click here to find your local representative

