

SRAM

32K x 8 SRAM

FEATURES

- High speed: 10, 12, 15, 20 and 25
- High-performance, low-power, CMOS double-metal process
- Single +5V ±10% power supply
- Easy memory expansion with \overline{CE} and \overline{OE} options
- · All inputs and outputs are TTL-compatible

OPTIONS	MARKING
• Timing	
10ns access	-10
12ns access	-12
15ns access	-15
20ns access	-20
25ns access	-25
 Packages Plastic DIP (300 mil) Plastic SOJ (300 mil) 	None DJ
 2V data retention (optional) Low power (optional)	L P
• Temperature Commercial (0°C to +70°C) Industrial (-40°C to +85°C Automotive (-40°C to +125°C Extended (-55°C to +125°C	C) AT
	~~~~~

Part Number Example: MT5C2568DJ-20 L
 NOTE: Not all combinations of operating temperature, speed, data retention

and low power are necessarily available. Please contact the factory for availability of specific part number combinations.

#### PIN ASSIGNMENT (Top View) 28-Pin DIP 28-Pin SOJ (SA-4) (SD-2) 28 Vcc А14 П 1 28 🗆 Vcc A12 2 27 WE A12 1 2 27 h we A7 II 3 26 T A13 26 A13 A7 [ A6 🛮 4 25 🗆 A8 24 h A9 A5 II 5 25 A8 A6 [] 4 A4 🛮 6 23 A11 24 h A9 Α5 АЗ П 7 22 DE A2 🛮 8 21 A10 23 A11 A1 🛮 9 20 L CE 22 h <del>OE</del> A3 [ 19 h DQ8 A0 🛮 10 21 A10 DQ1 II 11 18 DQ7 A2 [ 8 DQ2 🛘 12 17 DQ6 20 T CE A1 DQ3 II 13 16 DQ5 A0 [ 19 DQ8 Vss 🛘 14 15 DQ4 DQ1 18 DQ7 17 DQ6 DQ2 [ 16 DQ5 DQ3 [ 15 DQ4 Vss □

#### **GENERAL DESCRIPTION**

The MT5C2568 is organized as a 32,768 x 8 SRAM using a four-transistor memory cell with a high-speed, low-power CMOS process. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Micron offers chip enable  $(\overline{CE})$  and output enable  $(\overline{OE})$  with this organization. These enhancements can place the outputs in High-Z for additional flexibility in system design.

Writing to these devices is accomplished when write enable  $(\overline{WE})$  and  $\overline{CE}$  inputs are both LOW. Reading is accomplished when  $\overline{WE}$  remains HIGH and  $\overline{CE}$  and  $\overline{OE}$  go LOW. The device offers a reduced power standby mode


when disabled. This allows system designers to meet low standby power requirements.

The "P" version provides a reduction in both operating current (Icc) and TTL standby current (Isb1). The latter is achieved through the use of gated inputs on the  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  and address lines, which also facilitates the design of battery backed systems. That is, the gated inputs simplify the design effort and circuitry required to protect against inadvertent battery current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL-compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **TRUTH TABLE**

MODE	ŌĒ	CE	WE	DQ	POWER
STANDBY	Χ	Н	Х	HIGH-Z	STANDBY
READ	L	L	Н	Q	ACTIVE
NOT SELECTED	Н	L	Н	HIGH-Z	ACTIVE
WRITE	Х	L	L	D	ACTIVE



#### ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	1V to +7V
Storage Temperature (plastic)	55°C to +150°C
Short Circuit Output Current	50mA
Voltage on Any Pin Relative to Vss	1V to Vcc +1V
Junction Temperature**	+150°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See technical note TN-05-14 for more information.

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1	V	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ VIN ≤ VCC	ILı	-5	5	μΑ	
Output Leakage Current	Output(s) disabled 0V ≤ Vouт ≤ Vcc	ILo	-5	5	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	IoL = 8.0mA	Vol		0.4	V	1
Supply Voltage		Vcc	4.5	5.5	V	1

						MAX				
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-10†	-12†	-15†	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ tRC outputs open	lcc	130	200	180	165	150	140	mA	3, 13
	P version	Icc	100	-	-	140	125	120	mA	3, 13
Power Supply Current: Standby	$\overline{\text{CE}} \ge \text{V}_{\text{IH}};  \text{Vcc} = \text{MAX}$ $f = \text{MAX} = 1/^{\text{t}} \text{RC}$ outputs open	ISB1	24	55	50	45	40	35	mA	13
	P version	Isb1	1.4	-	-	4	4	4	mA	13
	$\overline{\text{CE}} \ge \text{Vcc} -0.2\text{V}; \text{Vcc} = \text{MAX}$ $\text{Vin} \le \text{Vss} +0.2\text{V or}$ $\text{Vin} \ge \text{Vcc} -0.2\text{V}; \text{f} = 0$	ISB2	0.6	5	5	5	5	5	mA	13
	P version	ISB2	0.4	-	-	3	3	3	mA	13

[†]P version not available with this speed.



#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	$T_A = 25^{\circ}C$ ; $f = 1 \text{ MHz}$	Cı	6	pF	4
Output Capacitance	Vcc = 5V	Со	6	pF	4

### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5)  $(0^{\circ}C \le T_A \le 70^{\circ}C; Vcc = 5V \pm 10\%)$ 

		-1	10	-1	12	-1	5	-2	20	-2	25		
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTES								
READ Cycle												1	
READ cycle time	tRC	10		12		15		20		25		ns	
Address access time	^t AA		10		12		15		20		25	ns	
Chip Enable access time	tACE		10		12		15		20		25	ns	
Output hold from address change	tOH	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	tLZCE	3		3		3		3		3		ns	7
Chip disable to output in High-Z	tHZCE		5		6		8		9		9	ns	6, 7
Chip Enable to power-up time	^t PU	0		0		0		0		0		ns	4
Chip disable to power-down time	^t PD		10		12		15		20		25	ns	4
Output Enable access time	^t AOE		5		6		8		8		8	ns	
Output Enable to output in Low-Z	tLZOE	0		0		0		0		0		ns	
Output disable to out put in High-Z	tHZOE		5		6		6		7		7	ns	6
WRITE Cycle				•						•			
WRITE cycle time	tWC	10		12		15		20		25		ns	
Chip Enable to end of write	tCW	7		8		10		12		15		ns	
Chip Enable to end of write (P and LP version)	tCW	-		-		12		12		15		ns	
Address valid to end of write	^t AW	7		8		10		12		15		ns	
Address valid to end of write (P and LP version)	^t AW	-		-		12		12		15		ns	
Address setup time	^t AS	0		0		0		0		0		ns	
Address hold from end of write	^t AH	1		1		1		1		1		ns	
WRITE pulse width	tWP1	7		8		10		12		15		ns	
WRITE pulse width	tWP2	10		12		12		15		15		ns	
Data setup time	t _{DS}	6		7		7		10		10		ns	
Data hold time	^t DH	0		0		0		0		0		ns	
Write disable to output in Low-Z	^t LZWE	2		2		2		2		2		ns	7
Write Enable to output in High-Z	tHZWE		5		6		7		8		10	ns	6, 7



#### **INDUSTRIAL TEMPERATURE SPECIFICATIONS (IT)**

The following specifications are to be used for Industrial Temperature (IT) MT5C2568 SRAMs. (-40°C  $\leq$  T  $_{A}$   $\leq$  85°C)

					MAX				
DESCRIPTION	CONDITIONS	SYMBOL	-10	-12	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	CE ≤ VIL; Vcc = MAX f = MAX = 1/ ^t RC outputs open	Icc	210	190	170	160	150	mA	3
Power Supply Current: Standby	TE ≥ VIH; Vcc = MAX f = MAX = 1/ tRC outputs open	ISB1	65	60	50	45	40	mA	
	$\overline{CE} \ge Vcc -0.2V; \ Vcc = MAX$ $Vin \le Vss +0.2V \ or$ $Vin \ge Vcc -0.2V; \ f = 0$	ISB2	6	6	6	6	6	mA	

### **DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)**

DESCRIPTION	CONDI	SYMBOL	MAX	UNITS	NOTES	
Data Retention Current	$\overline{CE} \ge (Vcc - 0.2V)$ $Vin \ge (Vcc - 0.2V)$	Vcc = 2V	ICCDR	400	μΑ	
	or $\leq 0.2V$	Vcc = 3V	ICCDR	600	μΑ	

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$   $T_A$   $\leq$   $85^{\circ}C)$ 

DESCRIPTION		-1	2	-1	5	-:	20	-2	25		
DESCRIPTION -		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle											
Output hold from address change	tOH	2		2		2		2		ns	
Chip Enable to output in Low-Z	tLZCE	2		2		2		2		ns	7
WRITE Cycle											
Address hold from end of write	^t AH	2		2		2		2		ns	

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(-40^{\circ}C \le T_A \le 85^{\circ}C)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vih	2.3	Vcc +1	>	1



#### **AUTOMOTIVE AND EXTENDED TEMPERATURE SPECIFICATIONS (AT AND XT)**

The following specifications are to be used for Automotive Temperature (AT) and Extended Temperature (XT) MT5C2568 SRAMs. (- $40^{\circ}$ C  $\leq$  T_A  $\leq$   $125^{\circ}$ C - AT) (- $55^{\circ}$ C  $\leq$  T_A  $\leq$   $125^{\circ}$ C - XT)

				M	AX			
DESCRIPTION	CONDITIONS	SYMBOL	-12	-15	-20	-25	UNITS	NOTES
Power Supply Current: Operating	$\overline{CE} \le VIL; VCC = MAX$ $f = MAX = 1/ {}^tRC$ outputs open	Icc	195	175	165	155	mA	3
Power Supply Current: Standby	$\overline{CE} \ge V_{IH}; \ V_{CC} = MAX$ $f = MAX = 1/{}^{t}RC$ outputs open	ISB1	60	50	45	40	mA	
	$\overline{\text{CE}} \ge \text{Vcc} - 0.2 \text{V}; \text{Vcc} = \text{MAX}$ $\text{Vin} \le \text{Vss} + 0.2 \text{V or}$ $\text{Vin} \ge \text{Vcc} - 0.2 \text{V}; \text{f} = 0$	ISB2	7	7	7	7	mA	

#### DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)

DESCRIPTION	CONDI	SYMBOL	MAX	UNITS	NOTES	
Data Retention Current	$\overline{CE} \ge (Vcc -0.2V)$ $Vin \ge (Vcc -0.2V)$	Vcc = 2V	ICCDR	500	μΑ	
	or $\leq 0.2V$	Vcc = 3V	Iccdr	800	μΑ	

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

Refer to commercial temperature timing parameters for specifications not listed here. (Notes 5, 13) (-40°C  $\leq$  T_A  $\leq$  125°C - AT; -55°C  $\leq$  T_A  $\leq$  125°C - XT; Vcc = 5V  $\pm$ 10%)

DESCRIPTION		-12		-15		-20		-25			
DESCRIPTION		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle										•	
Output hold from address change	tOH	2		2		2		2		ns	
Chip Enable to output in Low-Z	tLZCE	2		2		2		2		ns	7
WRITE Cycle											
Address hold from end of write	^t AH	2		2		2		2		ns	

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**


 $(-40^{\circ}C \le T_A \le 125^{\circ}C - AT) (-55^{\circ}C \le T_A \le 125^{\circ}C - XT)$ 

DESCRIPTION CONDITIONS		SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vih	2.3	Vcc +1	V	1



#### **AC TEST CONDITIONS**

Input pulse levels Vss to 3.0V
Input rise and fall times 3ns
Input timing reference levels 1.5V
Output reference levels 1.5V
Output load See Figures 1 and 2






Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

#### **NOTES**

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width  $< {}^{t}RC/2$ .
- 3. Icc is dependent on output loading and cycle rates.
- 4. This parameter is sampled.
- 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- 6.  ${}^{t}HZCE$ ,  ${}^{t}HZOE$  and  ${}^{t}HZWE$  are specified with  $C_{L}$  = 5pF as in Fig. 2. Transition is measured  $\pm 500$ mV from steady state voltage.
- 7. At any given temperature and voltage condition, ^tHZCE is less than ^tLZCE, and ^tHZWE is less than ^tLZWE.


- 8.  $\overline{\text{WE}}$  is HIGH for READ cycle.
- 9. Device is continuously selected. All chip enables are held in their active state.
- 10. Address valid prior to, or coincident with, latest occurring chip enable.
- 11. ^tRC = Read Cycle Time.
- 12. Chip enable and write enable can initiate and terminate a WRITE cycle.
- 13. Typical values are measured at 5V, 25°C and 15ns cycle time.
- 14. Typical currents are measured at 25°C.

## DATA RETENTION ELECTRICAL CHARACTERISTICS (L and LP versions only)


DESCRIPTION	CONDITIONS		SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			Vdr	2			V	
Data Retention Current L version	$\overline{CE} \ge (Vcc -0.2V)$ Vin $\ge (Vcc -0.2V)$	Vcc = 2V	ICCDR		125	300	μΑ	14
L VCISION	or ≤ 0.2V	Vcc = 3V	ICCDR		175	500	μА	14
Data Retention Current	$\overline{CE} \ge (Vcc - 0.2V)$	Vcc = 2V	<b>I</b> CCDR		100	300	μΑ	14
LP version		Vcc = 3V	ICCDR		150	500	μΑ	14
Chip Deselect to Data Retention Time			^t CDR	0			ns	4
Operation Recovery Time			^t R	^t RC			ns	4, 11




#### **LOW Vcc DATA RETENTION WAVEFORM**



### READ CYCLE NO. 18,9




#### READ CYCLE NO. 2 7, 8, 10






# WRITE CYCLE NO. 1 12 (Chip Enable Controlled)



# WRITE CYCLE NO. 2 12 (Write Enable Controlled)




DON'T CARE

W UNDEFINED

**NOTE:** Output enable  $(\overline{OE})$  is inactive (HIGH).




# WRITE CYCLE NO. 3 7, 12, 16 (Write Enable Controlled)



**NOTE:** Output enable  $(\overline{OE})$  is active (LOW).



#### 28-PIN PLASTIC DIP





**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.


2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



#### 28-PIN PLASTIC SOJ







**NOTE:** 1. All dimensions in inches (millimeters)  $\frac{MAX}{MIN}$  or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron is a registered trademark of Micron Technology, Inc.