

July 1983



Avenue **Général-Eisenhower** - 31023 **Toulouse** CEDEX - FRANCE

Printed in Switzerland







CIRCUIT DESCRIPTION

he UAA2022 is intended to control common anode ED's and allows brightness Variation from an external ontrol voltage. Since it is not multiplexed it is particularly uited for hi-fi applications etc.

'he circuit receives 16 bit serial data by means of the igital inputs VDR (chip select), Clock and Data (TTLevels). The information is fed into a shift-register, and nen is stored in latches which in turn control the output uffers. These output buffers (segment drivers) have urrent source characteristics (see figure 2a), thus no xternal resitors are needed to set up the Segment currents for 100 % luminosity).

'igure 3 shows the timing diagram of the circuit. On the regative going VOR-edge the latches are disconnected from the shift register and new information is shifted in. On the positive VDR-edge the latches are reconnected, thus transferring new information to the Outputs. (See f igure 2a.)

The shift register also has a data output. (See figure 2b.) This allows the microprocessor to pass data through the UAA 2022, and thus drive further circuits from the same data and chip-select pins. The UAA 2022 shifts and Outputs data on the positive going clock edge. Thus for reliable data transfer, it has to be the first circuit in the line, when connected in series with circuits which shift on the negative going clock edge. The circuit is cascadable and can be cascaded with the UAA2000 and UAA2001/2010.

INPUT/OUTPUT FUNCTIONS

3UFFER OUTPUTS - (pins 1 to 6, 8 to 15, 23, 24)

These Outputs have current source characteristics to drive the LED segments without external resistances.

CURRENT CONTROL - (pin 16)

Serves to vary the output currents of the buffers. This pin has to be connected to VCC (pin 17) for maximum iuminosity. The buffer currents decrease linearly with the control voltage, going down to zero at about 2V.

LED - TEST - (pin18)

This pin supplies the logic section of the circuit, when connected to ground all output buffers are switched on.

CLOCK - (pin 19)

This pin delivers the clocksignal to the shift register,

which accepts shifts and Outputs data on the positive going edge. It should be noted that within the \overline{VDR} -window, when \overline{VDR} is low, the clock has to be high at the beginning and the end of the clock pulse train.

VDR .-- (pin 20)

This pin is the chip select and is active when low.

DATA -- (pin 2 1)

Data is entered into the device serially via this pin and passed directly into the shift register- In turn, this controls the latches and output buffers. (Logic "1" = Buffer ON)

DATA OUT - (pin 22)

Is the data output of the shift register- Allows cascading with circuits operating on the same VDR and clock signals.



MOTOROLA Semiconductor Products Inc.

| Characteristic | Pin | Symbol | Min | Тур | Max | Unit |
|---|----------------|------------------|------|-----|-----------------|------|
| Logic Input Levels, VDR, Clock, Data | 19, 20, 21 | ۷ _{LOG} | | | | |
| Low State | | | ·0 | | 0.8 | v |
| High State | | | 2 | | 6 | v |
| Logic Input Currents | | LOG | | | | |
| Low State | | | | | - 100 | μA |
| High State | | | | | 10 | μA |
| Control Voltage Range ¹⁾ | 16 | v _{co} | 0 | | v _{cc} | |
| Supply Voltage | 17 | v _{cc} | 4.5 | | 5.5 | v |
| Control Current | 16 | 'co | | | 1 | mA |
| Control Voltage, LED Test | 18 | VLE | | | | |
| Low Level (no Logic Supply, all Buffers ON) | | | 0 | | 0.5 | V |
| High Level (normal Operation) | | | 4.5∨ | | v _{cc} | |
| Data Out (figure 2) | | | | | | |
| Output Voltage, Logic "0" (1mA) | V _D | | | | 0.5 | v |
| Internal Pull-Up Resistor | | | | | 15 | kΩ |
| Buffers | 1 10 6, | | | | | |
| Mean Value of min. and max. Buffer Currents | 8 to 15, | I _{BB} | 9 | 11 | 13 | mA |
| $(V_{CO} = V_{CC}, V_{LE} = 0)$ | 23, 24 | | | | | |
| Buffer Current Variation around 1 _{BB} | | | -7% | } | +7% | |
| Saturation Voltage | | v _s | | 1.2 | 1.8 | v |
| Output Impedance | } | rout | | 100 | [| kΩ |
| Leakage Current (V _{BB} =5V) | | ¹ BL | | | 10 | μA |
| Supply Current LED-Test (V _{LE} = 5V) | 18 | ILE | 3 | 4.3 | 6 | mA |
| Supply Current | 17 | 1cc | 18 | | 50 | mA |
| Power Dissipation, all Buffers ON | 1 | | 1 | 650 | 1 | mW |
| $(V_{CO} = V_{LE} = V_{CC})$ at $V_{BB} = 2.9V$ | | 1 | | | | |
| Ambient Temperature | | TA | 0 | | 70 | °c |
| Package Thermal Resistance | | R _{th} | | 70 | | °cw |

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V, T_A = 25^{\circ}C$)

All Voltages referenced to ground (Pin 7)

1) Brightness goes to zero at 2V

MOTOROLA Semiconductor Products Inc.

 \mathcal{N}

÷.

MAXIMUM RATINGS (TA= 25°C)

| Rating | Pin | Symbol | Value | Unit |
|--|---------------------------|------------------|-------------|-----------------|
| Logic Input Voltages | 19, 20, 21 | VLOG | 10 | v |
| Con trol Vol tage | 16 | v _{co} | 10 | v |
| Supply Voltage | 17 | v _{cc} | 10 | v |
| Control Voltage | 18 | V _{LE} | 10 | v |
| Data-Out, max. Voltage(ID=2mA) | 22 | v _D | 10 | v |
| Buffers Output Voltage ($V_{CC} = V_{CO} = 5.5V$) All Buffers ON | 1 to6 8to 15 23, 24 | ∨ _{BB} | 6 | v |
| Storage Temperature | | т _{stg} | -50 to +150 | °C |
| Operating Ambient Temperature | | TA | 0 to 70 | °C [.] |

All voltages referenced to ground (Pin 7)

SWITCHING CHARACTERISTICS (TA= 0 to 70° C, see figure 3)

| Characteristic | Symbol | Min | Max | Unit |
|---|---|-----|-----|------|
| Clock "High"-Time | 'CH | 3 | | μs |
| Clock "Low"-Time | 'CL | 3 | | μs |
| Negative going VDREdge to first Clock Edae | ^t LVC | 10 | | μs |
| Last Clock Edge to positive going VDR Edge | ^t LCV | 1 | | μs |
| Data Change to positive going ClockEdge | ^t LDC | 1 | | μs |
| Positive going Clock Edge to Data Change | ^t LCD | 3 | | μs |
| Rise Times of Digital Inputs VDR, Clock, Data | ^t RV ^{, t} RC ^{, t} RD | | 2 | μs |
| Fall Timet of Digital Inputs VDR, Clock, Data | ^t FV ^{, t} FC [,] 'FD | | 2 | μs |

MOTOROLA Semiconductor Products Inc. —