

MOS INTEGRATED CIRCUIT $\mu PD442002-X$

2M-BIT CMOS STATIC RAM 128K-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION

Description

The μ PD442002-X is a high speed, low power, 2,097,152 bits (131,072 words by 16 bits) CMOS static RAM. The μ PD442002-X is packed in 48-pin TAPE FBGA.

Features

- 131,072 words by 16 bits organization
- ★ Fast access time: 50, 55, 70, 85, 100, 120 ns (MAX.)
 - Byte data control : /LB (I/O1 I/O8), /UB (I/O9 I/O16)
 - Low voltage operation

(BB version: Vcc = 2.7 to 3.6 V, BC version: Vcc = 2.2 to 3.6 V, DD version: Vcc = 1.8 to 2.2 V)

- Low Vcc data retention: 1.0 V (MIN.)
- Operating ambient temperature : T_A = −25 to +85 °C
- Output Enable input for easy application

Part number	Access time	Operating supply	Operating ambient		Supply curren	t
	ns (MAX.)	voltage	temperature	At operating	At standby	At data retention
		V	°C	mA (MAX.)	μA (MAX.)	μA (MAX.)
μPD442002-BBxxX	50 Note 1, 55, 70, 85	2.7 to 3.6	-25 to +85	30 Note 2	4	2
				35 Note 3		
				40 Note 4		
μPD442002-BCxxX	70, 85, 100	2.2 to 3.6		30		
μPD442002-DDxxX	85, 100, 120	1.8 to 2.2		15	3	

- **★** Notes 1. Vcc ≥ 3.0 V
- **2.** Cycle time ≥ 70 ns
- ★ 3. Cycle time = 55 ns
- ★ 4. Cycle time = 50 ns

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.




Ordering Information

Part number	Package	Access time	Operating		
		ns (MAX.)	supply voltage	temperature	
			V	°C	
μPD442002F9-BB55X-BC1	48-pin TAPE FBGA (6×8)	55, 50 Note	2.7 to 3.6	-25 to +85	BB version
μPD442002F9-BB70X-BC1		70			
μPD442002F9-BB85X-BC1		85			
μPD442002F9-BC70X-BC1		70	2.2 to 3.6		BC version
μPD442002F9-BC85X-BC1		85			
μPD442002F9-BC10X-BC1		100			
μPD442002F9-DD85X-BC1		85	1.8 to 2.2		DD version
μPD442002F9-DD10X-BC1		100			
μPD442002F9-DD12X-BC1		120			

★ Note Vcc ≥ 3.0 V

Marking Image

Part number	Marking (XX)
μPD442002F9-BB55X-BC1	B1
μPD442002F9-BB70X-BC1	B2
μPD442002F9-BB85X-BC1	В3
μPD442002F9-BC70X-BC1	C2
μPD442002F9-BC85X-BC1	C3
μPD442002F9-BC10X-BC1	C4
μPD442002F9-DD85X-BC1	D3
μPD442002F9-DD10X-BC1	D4
μPD442002F9-DD12X-BC1	D5



Pin Configuration


/xxx indicates active low signal.

48-pin TAPE FBGA (6×8)

[μ PD442002F9-BBxxX-BC1] [μ PD442002F9-BCxxX-BC1] [μ PD442002F9-DDxxX-BC1]

Top View

Bottom View



1 2 3 4 5 6

6 5 4 3 2

	1	2	3	4	5	6
Α	/LB	/OE	A0	A1	A2	NC
В	1/09	/UB	А3	A4	/CS	I/O1
С	I/O10	I/O11	A5	A6	1/02	I/O3
D	GND	I/O12	NC	A7	1/04	Vcc
Е	Vcc	I/O13	NC	A16	1/05	GND
F	I/O15	I/O14	A14	A15	1/06	1/07
G	I/O16	NC	A12	A13	/WE	I/O8
Н	NC	A8	A9	A10	A11	NC

	6	5	4	3	2	1
Α	NC	A2	A1	A0	/OE	/LB
В	I/O1	/CS	A4	А3	/UB	I/O9
С	I/O3	1/02	A6	A5	I/O11	I/O10
D	Vcc	I/O4	A7	NC	I/O12	GND
Е	GND	1/05	A16	NC	I/O13	Vcc
F	1/07	1/06	A15	A14	I/O14	I/O15
G	I/O8	/WE	A13	A12	NC	I/O16
Н	NC	A11	A10	A9	A8	NC

A0 - A16 : Address inputs

I/O1 - I/O16 : Data inputs / outputs


/CS : Chip Select
/WE : Write Enable
/OE : Output Enable
/LB, /UB : Byte data select
Vcc : Power supply
GND : Ground

NC : No Connection

Remark Refer to Package Drawing for the index mark.



Block Diagram





Truth Table

/CS	/OE	/WE	/LB	/UB	Mode	1/	0	Supply current
						I/O1 - I/O8	I/O9 - I/O16	
Н	×	×	×	×	Not selected	High impedance	High impedance	IsB
×	×	×	Н	Н	Not selected	High impedance	High impedance	
L	Н	Н	L	×	Output disable	High impedance	High impedance	ICCA
			×	┙	Output disable	High impedance	High impedance	
	L	Н	L	L	Word read	D оит	D оит	
			L	Н	Lower byte read	D оит	High impedance	
			Н	L	Upper byte read	High impedance	D оит	
	×	L	L	L	Word write	Din	DIN	
			L	Н	Lower byte write	Din	High impedance	
			Н	L	Upper byte write	High impedance	Dın	

 $\textbf{Remark} \hspace{0.2cm} \times \hspace{0.1cm} : \hspace{0.1cm} \text{V} \hspace{0.1cm} \text{IH or V} \hspace{0.1cm} \text{IL}$

Data Sheet M14670EJ6V0DS 5



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Product	Rating	Unit
Supply voltage	Vcc	μPD442002-BBxxX, μPD442002-BCxxX	-0.5 Note to +4.0	V
		μPD442002-DDxxX	-0.5 ^{Note} to +2.7	
Input / Output voltage	VT	μPD442002-BBxxX, μPD442002-BCxxX	-0.5 Note to Vcc+0.4 (4.0 V MAX.)	V
		μPD442002-DDxxX	-0.5 Note to Vcc+0.4 (2.7 V MAX.)	
Operating ambient temperature	TA		-25 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width: 30 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	μPD4420	02-BBxxX	μPD4420	02-BCxxX	μPD4420	Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		2.7	3.6	2.2	3.6	1.8	2.2	V
High level input voltage	VIH	2.7 V ≤ Vcc ≤ 3.6 V	2.4	Vcc+0.4	2.4	Vcc+0.4	-	-	V
		2.2 V ≤ Vcc < 2.7 V	-	-	2.0	Vcc+0.3	-	-	
		1.8 V ≤ Vcc < 2.2 V	-	-	_	-	1.6	Vcc+0.2	
Low level input voltage	VIL		-0.3 Note	+0.5	-0.3 Note	+0.4	-0.2 Note	+0.2	V
Operating ambient	TA		-25	+85	-25	+85	-25	+85	°C
temperature									

Note -1.0 V (MIN.) (Pulse width: 20 ns)

Capacitance (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	Vin = 0 V			8	pF
Input / Output capacitance	C _{I/O}	V ₁ /O = 0 V			10	pF

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These parameters are not 100% tested.

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Parameter	Symbol	Test co	ndition	μΡΙ	0442002-BE	BxxX	Unit
				MIN.	TYP.	MAX.	
Input leakage current	lu	V _{IN} = 0 V to V _{CC}		-1.0		+1.0	μΑ
I/O leakage current	ILO	V _{I/O} = 0 V to V _{CC} , /CS =	= Vih or	-1.0		+1.0	μΑ
		/WE = VIL or /OE = VIH					
Operating supply current	ICCA1	/CS = VIL,	Cycle time = 50 ns		-	40	mA
		I _{1/0} = 0 mA,	Cycle time = 55 ns		-	35	
		Minimum cycle time	Cycle time ≥ 70 ns		_	30	
	Icca2	/CS = VIL, II/O = 0 mA, 0	Cycle time = ∞		_	4	
	Іссаз	/CS ≤ 0.2 V, Cycle time	$e = 1 \mu s$, I/O = 0 mA,		_	4	
		$V_{IL} \le 0.2 \text{ V}, V_{IH} \ge V_{CC} -$	0.2 V				
Standby supply current	lsв	/CS = V _{IH} or /LB = /UB	= VIH		-	0.6	mA
	I _{SB1}	/CS ≥ Vcc - 0.2 V			0.3	4	μΑ
	I _{SB2}	/LB = /UB ≥ Vcc - 0.2 \	V, /CS ≤ 0.2 V		0.3	4	
High level output voltage	Vон	Iон = −0.5 mA		2.4			V
Low level output voltage	Vol	IoL = 1.0 mA				0.4	V

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These DC characteristics are in common regardless of product classification.

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Parameter	Symbol	Test condition	on	μPD4	42002-E	3CxxX	μPD4	42002-E	DxxX	Unit
				MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lu	V _{IN} = 0 V to V _{CC}		-1.0		+1.0	-1.0		+1.0	μΑ
I/O leakage current	ILO	$V_{I/O} = 0 V \text{ to Vcc, /CS} = V$	/н or	-1.0		+1.0	-1.0		+1.0	μΑ
		/WE = VIL or /OE = VIH								
Operating supply current	ICCA1	/CS = VIL, II/O = 0 mA,			_	30		_	_	mA
		Minimum cycle time	Vcc ≤ 2.7 V		_	25		_	_	
			Vcc ≤ 2.2 V		_	_		_	15	
	ICCA2	/CS = VIL, II/O = 0 mA,	· · · · ·		_	4		_	_	
		Cycle time = ∞			_	2		_	_	
			Vcc ≤ 2.2 V		_	_		_	1	
	Іссаз	/CS ≤ 0.2 V, Cycle time :	$CS \le 0.2 \text{ V, Cycle time} = 1 \mu\text{s,}$			4		_	_	
		$I_{VO} = 0 \text{ mA}, V_{IL} \le 0.2 \text{ V},$	Vcc ≤ 2.7 V		_	3		_	_	
		V _{IH} ≥ V _{CC} − 0.2 V	Vcc ≤ 2.2 V		_	-		_	3	
Standby supply current	lsв	/CS = V _{IH} or /LB = /UB =	Vıн		_	0.6		_	_	mA
			Vcc ≤ 2.7 V		_	0.6		_	_	
			Vcc ≤ 2.2 V		_	_		_	0.6	
	I _{SB1}	/CS ≥ Vcc - 0.2 V	•		0.3	4		_	_	μΑ
			Vcc ≤ 2.7 V		0.25	3.5		-	-	
			Vcc ≤ 2.2 V		_	-		0.2	3	
	I _{SB2}	/LB = /UB ≥ Vcc - 0.2 V,			0.3	4		_	_	
		/CS ≤ 0.2 V	Vcc ≤ 2.7 V		0.25	3.5		_	_	
			Vcc ≤ 2.2 V		_	_		0.2	3	
High level output voltage	Vон	Iон = −0.5 mA		2.4			_			V
			Vcc ≤ 2.7 V	1.8			_			
			Vcc ≤ 2.2 V	_			1.5			
Low level output voltage	Vol	IoL = 1.0 mA				0.4			_	V
			Vcc ≤ 2.7 V			0.4			_	
			Vcc ≤ 2.2 V			_			0.4	

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These DC characteristics are in common regardless of product classification.




AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

[μ PD442002-BB55X, μ PD442002-BB70X, μ PD442002-BB85X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load


1TTL + 50 pF

[μ PD442002-BC70X, μ PD442002-BC85X, μ PD442002-BC10X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load


1TTL + 30 pF

[μ PD442002-DD85X, μ PD442002-DD10X, μ PD442002-DD12X]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform



Output Load

1TTL + 30 pF



★ Read Cycle (1/3) (BB version)

Parameter	Symbol	μΙ	μPD442002		02-BB55X		42002	μPD4	42002	Unit	Condition
		Vcc ≥	3.0 V				-BB70X		85X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t RC	50		55		70		85		ns	
Address access time	t AA		50		55		70		85	ns	Note 1
/CS access time	tacs		50		55		70		85	ns	
/OE to output valid	t oe		30		30		35		40	ns	
/LB, /UB to output valid	t BA		50		55		70		85	ns	
Output hold from address change	tон	10		10		10		10		ns	
/CS to output in low impedance	tız	10		10		10		10		ns	Note 2
/OE to output in low impedance	tolz	5		5		5		5		ns	
/LB, /UB to output in low impedance	t BLZ	10		10		10		10		ns	
/CS to output in high impedance	t HZ		20		20		25		30	ns	
/OE to output in high impedance	tонz		20	·	20		25		30	ns	
/LB, /UB to output in high impedance	t BHZ		20	·	20		25		30	ns	

Notes 1. The output load is 1TTL + 50 pF.

2. The output load is 1TTL + 5 pF.

Read Cycle (2/3) (BC version)

Parameter	Symbol	pol μPD442002 -BC70X		μPD442002 -BC85X		μPD442002 -BC10X		Unit	Condition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	70		85		100		ns	
Address access time	t AA		70		85		100	ns	Note 1
/CS access time	tacs		70		85		100	ns	
/OE to output valid	t oe		35		40		50	ns	
/LB, /UB to output valid	t BA		70		85		100	ns	
Output hold from address change	tон	10		10		10		ns	
/CS to output in low impedance	tız	10		10		10		ns	Note 2
/OE to output in low impedance	tolz	5		5		5		ns	
/LB, /UB to output in low impedance	t BLZ	10		10		10		ns	
/CS to output in high impedance	t HZ		25		30		35	ns	
/OE to output in high impedance	tонz		25		30		35	ns	
/LB, /UB to output in high impedance	tвнz		25		30		35	ns	

Notes 1. The output load is 1TTL + 30 pF.

2. The output load is 1TTL + 5 pF.




Read Cycle (3/3) (DD version)

Parameter	Symbol	μPD442002 -DD85X		μPD442002 -DD10X		μPD442002 -DD12X		Unit	Condition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	t RC	85		100		120		ns	
Address access time	t AA		85		100		120	ns	Note 1
/CS access time	tacs		85		100		120	ns	
/OE to output valid	t oe		40		50		60	ns	
/LB, /UB to output valid	t BA		85		100		120	ns	
Output hold from address change	tон	10		10		10		ns	
/CS to output in low impedance	tız	10		10		10		ns	Note 2
/OE to output in low impedance	tolz	5		5		5		ns	
/LB, /UB to output in low impedance	t BLZ	10		10		10		ns	
/CS to output in high impedance	tнz		30		35		40	ns	
/OE to output in high impedance	tонz		30		35		40	ns	
/LB, /UB to output in high impedance	t внz		30		35		40	ns	

Notes 1. The output load is 1TTL + 30 pF.

2. The output load is 1TTL + 5 pF.

Read Cycle Timing Chart



Remark In read cycle, /WE should be fixed to high level.



★ Write Cycle (1/3) (BB version)

Parameter	Symbol	μΙ	PD4420	02-BB55X		μPD442002		μPD442002		Unit	Condition
		Vcc ≥	3.0 V			-BB70X		-BB85X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	50		55		70		85		ns	
/CS to end of write	tcw	45		50		55		70		ns	
/LB, /UB to end of write	t _{BW}	45		50		55		70		ns	
Address valid to end of write	taw	45		50		55		70		ns	
Address setup time	tas	0		0		0		0		ns	
Write pulse width	twp	40		45		50		55		ns	
Write recovery time	twr	0		0		0		0		ns	
Data valid to end of write	tow	25		25		30		35		ns	
Data hold time	tон	0		0		0		0		ns	
/WE to output in high impedance	twнz		20		20		25		30	ns	Note
Output active from end of write	tow	5		5		5		5		ns	

Note The output load is 1TTL + 5 pF.

Write Cycle (2/3) (BC version)

Parameter	Symbol	μPD442002		μPD442002		μPD442002		Unit	Condition
		-BC	70X	-BC85X		-BC10X			
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		ns	
/CS to end of write	tcw	55		70		80		ns	
/LB, /UB to end of write	t _{BW}	55		70		80		ns	
Address valid to end of write	taw	55		70		80		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	twp	50		55		60		ns	
Write recovery time	twr	0		0		0		ns	
Data valid to end of write	t ow	30		35		40		ns	
Data hold time	tон	0		0		0		ns	
/WE to output in high impedance	t wHz		25		30		35	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note The output load is 1TTL + 5 pF.

Data Sheet M14670EJ6V0DS 13




Write Cycle (3/3) (DD version)

Parameter	Symbol	μPD442002 -DD85X		μPD442002 -DD10X		μPD442002 -DD12X		Unit	Condition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	85		100		120		ns	
/CS to end of write	tcw	70		80		100		ns	
/LB, /UB to end of write	t BW	70		80		100		ns	
Address valid to end of write	taw	70		80		100		ns	
Address setup time	tas	0		0		0		ns	
Write pulse width	twp	55		60		85		ns	
Write recovery time	twr	0		0		0		ns	
Data valid to end of write	tow	35		40		60		ns	
Data hold time	tон	0		0		0		ns	
/WE to output in high impedance	twnz		30		35		40	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note The output load is 1TTL + 5 pF.




Write Cycle Timing Chart 1 (/WE Controlled)



- Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
- **Remarks 1.** Write operation is done during the overlap time of a low level /CS, a low level /WE and a low level /LB (or low level /UB).
 - 2. If /CS changes to low level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.
 - 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.



Write Cycle Timing Chart 2 (/CS Controlled)




Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CS, a low level /WE and a low level /LB (or low level /UB).



Write Cycle Timing Chart 3 (/LB, /UB Controlled)



Cautions 1. During address transition, at least one of pins /CS, /WE should be inactivated.

2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CS, a low level /WE and a low level /LB (or low level /UB).


Low Vcc Data Retention Characteristics ($T_A = -25 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Test Condition	μΡ	μPD442002			D4420	002	μP	Unit		
				-BBxx>	<	-	BCxx>	(-			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data retention	Vccdr1	/CS ≥ Vcc - 0.2 V	1.0		3.6	1.0		3.6	1.0		2.2	V
supply voltage	Vccdr2	$/LB = /UB \ge Vcc - 0.2 V$,	1.0		3.6	1.0		3.6	1.0		2.2	
		/CS ≤ 0.2 V										
Data retention	ICCDR1	Vcc = 1.2 V, /CS ≥ Vcc – 0.2 V		0.15	2		0.15	2		0.15	2	μΑ
supply current	Iccdr2	$Vcc = 1.2 \text{ V}, /LB = /UB \ge Vcc - 0.2 \text{ V},$		0.15	2		0.15	2		0.15	2	
		/CS ≤ 0.2 V										
Chip deselection	tcdr		0			0			0			ns
to data retention												
mode												
Operation	tR		trc Note			trc Note			t _{RC} Note			ns
recovery time												

Note tRC: Read cycle time

Data Retention Timing Chart


(1) /CS Controlled



Note BB version: 2.7 V, BC version: 2.2 V, DD version: 1.8 V

Remark On the data retention mode by controlling /CS, the other pins (Address, I/O, /WE, /OE, /LB, /UB) can be in high impedance state.

(2) /LB, /UB Controlled





Note BB version: 2.7 V, BC version: 2.2 V, DD version: 1.8 V


Remark On the data retention mode by controlling /LB and /UB, the input level of /CS must be \geq Vcc - 0.2 V or \leq 0.2 V. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.

Package Drawing

48-PIN TAPE FBGA (6x8)







ITEM	MILLIMETERS
D	8.0±0.1
E	6.0±0.1
w	0.2
е	0.75
Α	0.96±0.10
A1	0.25±0.05
A2	0.71
b	0.35±0.05
Х	0.08
У	0.1
y1	0.1
ZD	1.375
ZE	1.125

P48F9-75-BC1-1



Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD442002-X.

Types of Surface Mount Device

μPD442002F9-BBxxX-BC1 : 48-pin TAPE FBGA (6x8) μPD442002F9-BCxxX-BC1 : 48-pin TAPE FBGA (6x8) μPD442002F9-DDxxX-BC1 : 48-pin TAPE FBGA (6x8)

NEC μ PD442002-X

[MEMO]

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of July, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4