



XC4000 Logic Cell Array Family

Product Specifications

Features

- Third Generation Field-Programmable Gate Arrays
 - Abundant flip-flops
 - Flexible function generators
 - On-chip ultra-fast RAM
 - Dedicated high-speed carry-propagation circuit
 - Wide edge decoders (four per edge)
 - Hierarchy of interconnect lines
 - Internal 3-state bus capability
 - Eight global low-skew clock or signal distribution network
- Flexible Array Architecture
 - Programmable logic blocks and I/O blocks
 - Programmable interconnects and wide decoders
- Sub-micron CMOS Process
 - High-speed logic and Interconnect
 - Low power consumption
- Systems-Oriented Features
 - IEEE 1149.1-compatible boundary-scan logic support
 - Programmable output slew rate (2 modes)
 - Programmable input pull-up or pull-down resistors
 - 12-mA sink current per output
 - 24-mA sink current per output pair
- Configured by Loading Binary File
 - Unlimited reprogrammability
 - Six programming modes
- XACT Development System runs on '386/'486-type PC, NEC PC, Apollo, Sun-4, and Hewlett-Packard 700 series
 - Interfaces to popular design environments like Viewlogic, Mentor Graphics and OrCAD
 - Fully automatic partitioning, placement and routing
 - Interactive design editor for design optimization
 - 288 macros, 34 hard macros, RAM/ROM compiler

Description

The XC4000 family of Field-Programmable Gate Arrays (FPGAs) provides the benefits of custom CMOS VLSI, while avoiding the initial cost, time delay, and inherent risk of a conventional masked gate array.

The XC4000 family provides a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs).

XC4000 devices have generous routing resources to accommodate the most complex interconnect patterns. They are customized by loading configuration data into the internal memory cells. The FPGA can either actively read its configuration data out of external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA (slave and peripheral modes).

The XC4000 family is supported by powerful and sophisticated software, covering every aspect of design: from schematic entry, to simulation, to automatic block placement and routing of interconnects, and finally the creation of the configuration bit stream.

Since Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening the design and development cycle, but they also offer a cost-effective solution for production rates well beyond 1000 systems per month.

For a detailed description of the device features, architecture, configuration methods and pin descriptions, see pages 2-9 through 2-45.

Table 1. The XC4000 Family of Field-Programmable Gate Arrays

Device	XC4003	XC4005	XC4006	XC4008	XC4010/10D	XC4013	XC4020	XC4025
Appr. Gate Count	3,000	5,000	6,000	8,000	10,000	13,000	20,000	25,000
CLB Matrix	10 x 10	14 x 14	16 x 16	18 x 18	20 x 20	24 x 24	28 x 28	32 x 32
Number of CLBs	100	196	256	324	400	576	784	1,024
Number of Flip-Flops	360	616	768	936	1,120	1,536	2,016	2,560
Max Decode Inputs (per side)	30	42	48	54	60	72	84	96
Max RAM Bits	3,200	6,272	8,192	10,368	12,800*	18,432	25,088	32,768
Number of IOBs	80	112	128	144	160	192	224	256

*XC4010D has no RAM

Absolute Maximum Ratings

Symbol	Description		Units
V_{CC}	Supply voltage relative to GND	–0.5 to +7.0	V
V_{IN}	Input voltage with respect to GND	–0.5 to $V_{CC} + 0.5$	V
V_{TS}	Voltage applied to 3-state output	–0.5 to $V_{CC} + 0.5$	V
T_{STG}	Storage temperature (ambient)	–65 to + 150	°C
T_{SOL}	Maximum soldering temperature (10 s @ 1/16 in. = 1.5 mm)	+ 260	°C
T_J	Junction temperature	+ 150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Operating Conditions

Symbol	Description	Min	Max	Units
V_{CC}	Supply voltage relative to GND Commercial 0°C to 85°C junction	4.75	5.25	V
	Supply voltage relative to GND Industrial -40°C to 100°C junction	4.5	5.5	V
	Supply voltage relative to GND Military –55°C to 125°C case	4.5	5.5	V
V_{IH}	High-level input voltage (XC4000 has TTL-like input thresholds)	2.0	V_{CC}	V
V_{IL}	Low-level input voltage (XC4000 has TTL-like input thresholds)	0	0.8	V
T_{IN}	Input signal transition time		250	ns

At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.35% per °C.

DC Characteristics Over Operating Conditions

Symbol	Description	Min	Max	Units
V_{OH}	High-level output voltage @ $I_{OH} = -4.0$ mA, V_{CC} min	2.4		V
V_{OL}	Low-level output voltage @ $I_{OL} = 12.0$ mA, V_{CC} min (Note 1)		0.4	V
I_{CC0}	Quiescent LCA supply current (Note 2)		10	mA
I_{IL}	Leakage current	–10	+10	μA
C_{IN}	Input capacitance (sample tested)		15	pF
I_{RIN}	Pad pull-up (when selected) @ $V_{IN} = 0V$ (sample tested)	0.02	0.25	mA
I_{RLL}	Horizontal Long Line pull-up (when selected) @ logic Low	0.2	2.5	mA

Note: 1. With 50% of the outputs simultaneously sinking 12 mA.
2. With no output current loads, no active input or longline pull-up resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits tie option.

Wide Decoder Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

Speed Grade			-6	-5	-4	Units
Description	Symbol	Device	Max	Max	Max	
Full length, both pull-ups, inputs from IOB I-pins	T_{WAF}	XC4003	9.0	8.0	5.0	ns
		XC4005	10.0	9.0	6.0	ns
		XC4006	11.0	10.0	7.0	ns
		XC4008	12.0	11.0	8.0	ns
		XC4010	13.0	12.0	9.0	ns
		XC4013	15.0	14.0	11.0	ns
		XC4025	21.0	19.0	17.0	ns
Full length, both pull-ups inputs from internal logic	T_{WAFL}	XC4003	12.0	11.0	7.0	ns
		XC4005	13.0	12.0	8.0	ns
		XC4006	14.0	13.0	9.0	ns
		XC4008	15.0	14.0	10.0	ns
		XC4010	16.0	15.0	11.0	ns
		XC4013	18.0	17.0	13.0	ns
		XC4025	24.0	23.0	20.0	ns
Half length, one pull-up inputs from IOB I-pins	T_{WAO}	XC4003	9.0	8.0	6.0	ns
		XC4005	10.0	9.0	7.0	ns
		XC4006	11.0	10.0	8.0	ns
		XC4008	12.0	11.0	9.0	ns
		XC4010	13.0	12.0	10.0	ns
		XC4013	15.0	14.0	12.0	ns
		XC4025	21.0	19.0	18.0	ns
Half length, one pull-up inputs from internal logic	T_{WAOL}	XC4003	12.0	11.0	8.0	ns
		XC4005	13.0	12.0	9.0	ns
		XC4006	14.0	13.0	10.0	ns
		XC4008	15.0	14.0	11.0	ns
		XC4010	16.0	15.0	12.0	ns
		XC4013	18.0	17.0	14.0	ns
		XC4025	24.0	23.0	21.0	ns

Note: These delays are specified from the decoder input to the decoder output. For pin-to-pin delays, add the input delay (T_{PID}) and output delay (T_{OPF} or T_{OPS}), as listed on page 2-52.

PRELIMINARY

XC4000 Logic Cell Array Family

Global Buffer Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

Description	Symbol	Device	Speed Grade	-6	-5	-4	Units
				Max			
Global Signal Distribution From pad through primary buffer, to any clock K	T_{PG}	XC4003	7.8	5.8	5.1	ns	
		XC4005	8.0	6.0	5.5	ns	
		XC4006	8.2	6.2	5.7	ns	
		XC4008	8.6	6.6	6.1	ns	
		XC4010	9.0	7.0	6.5	ns	
		XC4013	10.0	8.0	7.5	ns	
		XC4025	17.0	15.0	14.5	ns	
From pad through secondary buffer, to any clock K	T_{SG}	XC4003	8.8	6.8	6.3	ns	
		XC4005	9.0	7.0	6.7	ns	
		XC4006	9.2	7.2	6.9	ns	
		XC4008	9.6	7.6	7.3	ns	
		XC4010	10.0	8.0	7.7	ns	
		XC4013	11.0	9.0	8.7	ns	
		XC4025	18.0	16.0	15.7	ns	

Horizontal Longline Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

Description	Symbol	Device	Speed Grade	-6	-5	-4	Units
				Max			
TBUF driving a Horizontal Longline (L.L.) I going High or Low to L.L. going High or Low, while T is Low, i.e. buffer is constantly active	T_{IO1}	XC4003	8.8	6.2	4.4	ns	
		XC4005	10.0	7.0	5.5	ns	
		XC4006	10.6	7.5	6.0	ns	
		XC4008	11.1	8.0	6.5	ns	
		XC4010	11.7	8.5	7.0	ns	
		XC4013	13.0	9.5	7.5	ns	
		XC4025	20.0	16.5	14.5	ns	
I going Low to L.L. going from resistive pull-up High to active Low, (TBUF configured as open drain)	T_{IO2}	XC4003	9.3	6.7	5.0	ns	
		XC4005	10.5	7.5	6.0	ns	
		XC4006	11.1	8.0	6.5	ns	
		XC4008	11.6	8.5	7.0	ns	
		XC4010	12.2	9.0	7.5	ns	
		XC4013	13.5	10.0	8.0	ns	
		XC4025	23.5	20.0	18.0	ns	
T going Low to L.L. going from resistive pull-up or floating High to active Low, (TBUF configured as open drain or active buffer with I = Low)	T_{ON}	XC4003	10.7	9.0	7.2	ns	
		XC4005	12.0	10.0	8.0	ns	
		XC4006	12.6	10.5	8.5	ns	
		XC4008	13.2	11.0	9.0	ns	
		XC4010	13.8	11.5	9.5	ns	
		XC4013	15.1	12.6	11.1	ns	
		XC4025	23.0	20.5	19.0	ns	
T going High to TBUF going inactive, not driving L.L.	T_{OFF}	All devices	3.0	2.0	1.8	ns	
		XC4003	24.0	20.0	14.0	ns	
		XC4005	26.0	22.0	16.0	ns	
		XC4006	28.0	24.0	18.0	ns	
		XC4008	30.0	26.0	20.0	ns	
		XC4010	32.0	28.0	22.0	ns	
		XC4013	36.0	32.0	26.0	ns	
T going High to L.L. going from Low to High, pulled up by two resistors	T_{PUS}	XC4003	52.0	48.0	42.0	ns	
		XC4005	11.6	9.0	7.0	ns	
		XC4006	12.0	10.0	8.0	ns	
		XC4008	13.0	11.0	9.0	ns	
		XC4010	14.0	12.0	10.0	ns	
		XC4013	15.0	13.0	11.0	ns	
		XC4025	24.0	22.0	20.0	ns	

PRELIMINARY

Guaranteed Input and Output Parameters (Pin-to-Pin)

All values listed below are tested directly, and guaranteed over the operating conditions. The same parameters can also be derived indirectly from the IOB and Global Buffer specifications. The XACT delay calculator uses this indirect method. When there is a discrepancy between these two methods, the values listed below should be used, and the derived values must be ignored.

Description	Symbol	Speed Grade		Units
		-6	-5	
Global Clock to Output (fast) using OFF	T_{ICKOF}	XC4003	15.1	ns
		XC4005	15.5	ns
		XC4006	15.7	ns
		XC4008	16.1	ns
		XC4010	16.5	ns
		XC4013	17.5	ns
		XC4025	25.5	ns
			22.0	ns
Global Clock to Output (slew limited) using OFF	T_{ICKO}	XC4003	19.9	ns
		XC4005	20.5	ns
		XC4006	20.7	ns
		XC4008	21.1	ns
		XC4010	21.5	ns
		XC4013	22.5	ns
		XC4025	29.5	ns
			25.0	ns
Input Set-up Time, using IFF (no delay)	T_{PSUF}	XC4003	2.4	ns
		XC4005	2.0	ns
		XC4006	1.8	ns
		XC4008	1.4	ns
		XC4010	1.0	ns
		XC4013	0.5	ns
		XC4025	0	ns
			0	ns
Input Hold time, using IFF (no delay)	T_{PHF}	XC4003	5.1	ns
		XC4005	5.5	ns
		XC4006	5.7	ns
		XC4008	6.1	ns
		XC4010	6.5	ns
		XC4013	7.5	ns
		XC4025	18.0	ns
			16.0	ns
Input Set-up Time, using IFF (with delay)	T_{PSU}	XC4003	21.5	ns
		XC4005	21.0	ns
		XC4006	20.8	ns
		XC4008	20.4	ns
		XC4010	20.0	ns
		XC4013	19.0	ns
		XC4025	18.0	ns
			15.0	ns
Input Hold Time, using IFF (with delay)	T_{PH}	XC4003	0	ns
		XC4005	0	ns
		XC4006	0	ns
		XC4008	0	ns
		XC4010	0	ns
		XC4013	0	ns
		XC4025	0	ns
			0	ns

Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). When testing fast outputs, only one output switches. When testing slew-rate limited outputs, half the number of outputs on one side of the device are switching. These parameter values are tested and guaranteed for worst-case conditions of supply voltage and temperature, and also with the most unfavorable clock polarity choice.

TPDLI for -4 Speed Grade

Pad to I1, I2 via transparent latch, with delay	XC4003 17.6 ns XC4005 17.9 ns XC4006 18.0 ns XC4008 18.3 ns XC4010 18.6 ns XC4013 19.3 ns XC4025 23.5 ns
---	--

TPICKD for -4 Speed Grade

Input set-up time pad to clock (IK) with delay	XC4003 15.6 ns XC4005 15.9 ns XC4006 16.0 ns XC4008 16.3 ns XC4010 16.6 ns XC4013 17.3 ns XC4025 22.5 ns
--	--

IOB Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

Description	Speed Grade	Symbol	-6		-5		-4		Units
			Min	Max	Min	Max	Min	Max	
Input Propagation Delays Pad to I ₁ , I ₂ Pad to I ₁ , I ₂ , via transparent latch (no delay) Pad to I ₁ , I ₂ , via transparent latch (with delay) Clock (IK) to I ₁ , I ₂ , (flip-flop) Clock (IK) to I ₁ , I ₂ (latch enable, active Low)		T _{PID} T _{PLI} T _{PDLI} T _{IKRI} T _{IKLI}	4.0 8.0 26.0 8.0 8.0		3.0 7.0 24.0 7.0 7.0		2.8 6.0 ** 6.0 6.0	ns ns ns ns ns	
Set-up Time (Note 3) Pad to Clock (IK), no delay Pad to Clock (IK) with delay		T _{PICK} T _{PICKD}	7.0 25.0		6.0 24.0		4.0 **	ns ns	
Hold Time (Note 3) Pad to Clock (IK), no delay Pad to Clock (IK) with delay		T _{IKPI} T _{IKPID}	1.0 neg		1.0 neg		1.0 neg	ns ns	
Output Propagation Delays Clock (OK) to Pad (fast) same (slew rate limited) Output (O) to Pad (fast) same (slew-rate limited) 3-state to Pad begin hi-Z (slew-rate independent) 3-state to Pad active and valid (fast) same (slew -rate limited)		T _{OKPOF} T _{OKPOS} T _{OPF} T _{OPS} T _{TSHZ} T _{TSONF} T _{TSONS}		7.5 11.5 9.0 13.0 9.0 13.0 17.0		7.0 10.0 7.0 10.0 7.0 10.0 13.0	6.5 9.5 5.5 8.5 6.5 9.5 12.5	ns ns ns ns ns ns ns	
Set-up and Hold Times Output (O) to clock (OK) set-up time Output (O) to clock (OK) hold time		T _{OOK} T _{OKO}	8.0 0		6.0 0		5.5 0	ns ns	
Clock Clock High or Low time		T _{CH} /T _{CL}	5.0		4.5		4.0	ns	
Global Set/Reset Delay from GSR net through Q to I ₁ , I ₂ Delay from GSR net to Pad GSR width*		T _{RRI} T _{RPO} T _{MRW}		14.5 18.0 21.0		13.5 17.0 18.0	13.5 14.0 18.0	ns ns ns	

* Timing is based on the XC4005. For other devices see XACT timing calculator.

** See preceding page

- Notes:
- Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). **Slew rate limited** output rise/fall times are approximately two times longer than **fast** output rise/fall times. For the effect of capacitive loads on ground bounce, see pages 8-8 through 8-10.
 - Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven from an external source.
 - Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero. Negative hold time means that the delay in the input data is adequate for the **external system hold time** to be zero, provided the input clock uses the Global signal distribution from pad to IK.

CLB Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

Description	Speed Grade	-6		-5		-4		Units
		Symbol	Min	Max	Min	Max	Min	Max
Combinatorial Delays F/G inputs to X/Y outputs F/G inputs via H' to X/Y outputs C inputs via H' to X/Y outputs	T_{ILO} T_{IHO} T_{HHO}		6.0 8.0 7.0		4.5 7.0 5.0		4.0 6.0 4.5	ns ns ns
CLB Fast Carry Logic Operand inputs (F1,F2,G1,G4) to Cout Add/Subtract input (F3) to Cout Initialization inputs (F1,F3) to Cout C _{IN} through function generators to X/Y outputs C _{IN} to C _{OUT} , bypass function generators.	T_{OPCY} T_{ASCY} T_{INCY} T_{SUM} T_{BYP}		7.0 8.0 6.0 8.0 2.0		5.5 6.0 4.0 6.0 1.5		5.0 5.5 3.5 5.5 1.5	ns ns ns ns ns
Sequential Delays Clock K to outputs Q	T_{CKO}		5.0			3.0		3.0 ns
Set-up Time before Clock K F/G inputs F/G inputs via H' C inputs via H1 C inputs via DIN C inputs via EC C inputs via S/R, going Low (inactive) C _{IN} input via F/G' C _{IN} input via F/G' and H'	T_{ICK} T_{IHCK} T_{HHCK} T_{DICK} T_{ECKK} T_{RCK} T_{CCK} T_{CHCK}		6.0 8.0 7.0 4.0 7.0 6.0 8.0 10.0		4.5 6.0 5.0 3.0 4.0 4.5 6.0 7.5		4.5 6.0 5.0 3.0 3.0 4.0 5.5 7.3	ns ns ns ns ns ns ns ns
Hold Time after Clock K F/G inputs F/G inputs via H' C inputs via H1 C inputs via DIN C inputs via EC C inputs via S/R, going Low (inactive)	T_{CKI} T_{CKIH} T_{CKHH} T_{CKDI} T_{CKEC} T_{CR}		0 0 0 0 0 0		0 0 0 0 0 0		0 0 0 0 0 0	ns ns ns ns ns ns
Clock Clock High time Clock Low time	T_{CH} T_{CL}		5.0 5.0		4.5 4.5		4.0 4.0	ns ns
Set/Reset Direct Width (High) Delay from C inputs via S/R, going High to Q	T_{RPW} T_{RIO}		5.0 9.0		4.0 8.0		4.0 7.0	ns ns
Master Set/Reset* Width (High or Low) Delay from Global Set/Reset net to Q	T_{MRW} T_{MRQ}		21.0 33.0		18.0 31.0		18.0 28.0	ns ns

* Timing is based on the XC4005. For other devices see XACT timing calculator.


CLB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.


CLB RAM Option		Speed Grade		-6		-5		-4		Units
		Description	Symbol	Min	Max	Min	Max	Min	Max	
Write Operation										
Address write cycle time	16 x 2 32 x 1	T_{WC} T_{WCT}	9.0 9.0	8.0 8.0		8.0 8.0				ns
Write Enable pulse width (High)	16 x 2 32 x 1	T_{WP} T_{WPT}	5.0 5.0	4.0 4.0		4.0 4.0				ns
Address set-up time before beginning of WE	16 x 2 32 x 1	T_{AS} T_{AST}	2.0 2.0	2.0 2.0		2.0 2.0				ns
Address hold time after end of WE	16 x 2 32 x 1	T_{AH} T_{AHT}	2.0 2.0	2.0 2.0		2.0 2.0				ns
DIN set-up time before end of WE	16 x 2 32 x 1	T_{DS} T_{DST}	4.0 5.0	4.0 5.0		4.0 5.0				ns
DIN hold time after end of WE	both	T_{DHT}	2.0	2.0		2.0				ns
Read Operation										
Address read cycle time	16 x 2 32 x 1	T_{RC} T_{RCT}	7.0 10.0	5.5 7.5		5.0 7.0				ns
Data valid after address change (no Write Enable)	16 x 2 32 x 1	T_{ILO} T_{IHO}		6.0 8.0		4.5 7.0		4.0 6.0		ns
Read Operation, Clocking Data into Flip-Flop										
Address setup time before clock K	16 x 2 32 x 1	T_{ICK} T_{IHCK}	6.0 8.0	4.5 6.0		4.5 6.0				ns
Read During Write										
Data valid after WE going active (DIN stable before WE)	16 x 2 32 x 1	T_{WO} T_{WOT}		12.0 15.0		10.0 12.0		9.0 11.0		ns
Data valid after DIN (DIN change during WE)	16 x 2 32 x 1	T_{DO} T_{DOT}		11.0 14.0		9.0 11.0		8.5 11.0		ns
Read During Write, Clocking Data into Flip-Flop										
WE setup time before clock K	16 x 2 32 x 1	T_{WCK} T_{WCKT}	12.0 15.0	10.0 12.0		9.5 11.5				ns
Data setup time before clock K	16 x 2 32 x 1	T_{DCK} T_{DCKT}	11.0 14.0	9.0 11.0		9.0 11.0				ns

Note: Timing for the 16 x 1 RAM option is identical to 16 x 2 RAM timing


CLB RAM Timing Characteristics



READ DURING WRITE



READ DURING WRITE, CLOCKING DATA INTO FLIP-FLOP



X2640

XC4003 Pinouts

Pin Description	PC84	PQ100	PG120	Bound Scan
VCC	2	92	G3	—
I/O (A8)	3	93	G1	32
I/O (A9)	4	94	F1	35
I/O	—	95	E1	38
I/O	—	96	F2	41
I/O (A10)	5	97	F3	44
I/O (A11)	6	98	D1	47
—	—	—	E2*	—
I/O (A12)	7	99	C1	50
I/O (A13)	8	100	D2	53
—	—	—	E3*	—
—	—	—	B1*	—
I/O (A14)	9	1	C2	56
SGCK1 (A15, I/O)	10	2	D3	59
VCC	11	3	C3	—
GND	12	4	C4	—
PGCK1 (A16, I/O)	13	5	B2	62
I/O (A17)	14	6	B3	65
—	—	—	A1*	—
—	—	—	A2*	—
I/O (TDI)	15	7	C5	68
I/O (TCK)	16	8	B4	71
—	—	—	A3*	—
I/O (TMS)	17	9	B5	74
I/O	18	10	A4	77
I/O	—	—	C6	80
I/O	—	11	A5	83
I/O	19	12	B6	86
I/O	20	13	A6	89
GND	21	14	B7	—
VCC	22	15	C7	—
I/O	23	16	A7	92
I/O	24	17	A8	95
I/O	—	18	A9	98
I/O	—	—	B8	101
I/O	25	19	C8	104
I/O	26	20	A10	107
I/O	27	21	B9	110
I/O	—	22	A11	113
—	—	—	B10*	—
I/O	28	23	C9	116
SGCK2 (I/O)	29	24	A12	119
O (M1)	30	25	B11	122
GND	31	26	C10	—
I (M0)	32	27	C11	125†
VCC	33	28	D11	—
I (M2)	34	29	B12	126†
PGCK2 (I/O)	35	30	C12	127
I/O (HDC)	36	31	A13	130
—	—	—	B13*	—
—	—	—	E11*	—
I/O	—	32	D12	133
I/O (LDC)	37	33	C13	136
I/O	38	34	E12	139
I/O	39	35	D13	142
I/O	—	36	F11	145
I/O	—	37	E13	148
I/O	40	38	F12	151
I/O (ERR, INIT)	41	39	F13	154
VCC	42	40	G12	—

* Indicates unconnected package pins.

† Contributes only one bit (.i) to the boundary scan register.

Boundary Scan Bit 0 = TDO.T

Boundary Scan Bit 1 = TDO.O

Boundary Scan Bit 247 = BSCANT.UPD

Pin Description	PC84	PQ100	PG120	Bound Scan
GND	43	41	G11	—
I/O	44	42	G13	157
I/O	45	43	H13	160
I/O	—	44	J13	163
I/O	—	45	H12	166
I/O	46	46	H11	169
I/O	47	47	K13	172
I/O	48	48	J12	175
I/O	49	49	L13	178
—	—	—	K12*	—
—	—	—	J11*	—
I/O	50	50	M13	181
SGCK3 (I/O)	51	51	L12	184
GND	52	52	K11	—
DONE	53	53	L11	—
VCC	54	54	L10	—
PROG	55	55	M12	—
I/O (D7)	56	56	M11	187
PGCK3 (I/O)	57	57	N13	190
—	—	—	N12*	—
—	—	—	L9*	—
I/O (D6)	58	58	M10	193
I/O	—	59	N11	196
I/O (D5)	59	60	M9	199
I/O (CS0)	60	61	N10	202
I/O	—	62	L8	205
I/O	—	63	N9	208
I/O (D4)	61	64	M8	211
I/O	62	65	N8	214
VCC	63	66	M7	—
GND	64	67	L7	—
I/O (D3)	65	68	N7	217
I/O (RS)	66	69	N6	220
I/O	—	70	N5	223
I/O	—	—	M6	226
I/O (D2)	67	71	L6	229
I/O	68	72	N4	232
I/O (D1)	69	73	M5	235
I/O (RCLK-BUSY/RDY)	70	74	N3	238
—	—	—	M4*	—
—	—	—	L5*	—
I/O (D0, DIN)	71	75	N2	241
SGCK4 (DOUT, I/O)	72	76	M3	244
CCLK	73	77	L4	—
VCC	74	78	L3	—
O (TDO)	75	79	M2	—
GND	76	80	K3	—
I/O (A0, WS)	77	81	L2	2
PGCK4 (A1, I/O)	78	82	N1	5
—	—	—	M1*	—
—	—	—	J3*	—
I/O (CS1, A2)	79	83	K2	8
I/O (A3)	80	84	L1	11
I/O (A4)	81	85	J2	14
I/O (A5)	82	86	K1	17
I/O	—	87	H3	20
I/O	—	88	J1	23
I/O (A6)	83	89	H2	26
I/O (A7)	84	90	H1	29
GND	1	91	G2	—

XC4006 Pinouts

Pin Description	PC 84	PG 156	PQ 160	PQ 208	Boundary Scan Order
VCC	2	H3	142	183	-
I/O (A8)	3	H1	143	184	50
I/O (A9)	4	G1	144	185	53
I/O	-	G2	145	186	56
I/O	-	G3	146	187	59
-	-	-	-	188*	-
-	-	-	-	189*	-
I/O (A10)	5	F1	147	190	62
I/O (A11)	6	F2	148	191	65
I/O	-	E1	149	192	68
I/O	-	E2	150	193	71
GND	-	F3	151	194	-
-	-	-	-	195*	-
-	-	-	-	196*	-
I/O	-	D1	152	197	74
I/O	-	D2	153	198	77
I/O (A12)	7	E3	154	199	80
I/O (A13)	8	C1	155	200	83
I/O	-	C2	156	201	86
I/O	-	D3	157	202	89
I/O (A14)	9	B1	158	203	92
SGCK1 (A15, I/O)	10	B2	159	204	95
VCC	11	C3	160	205	-
-	-	-	-	206*	-
-	-	-	-	207*	-
-	-	-	-	208*	-
-	-	-	-	1*	-
GND	12	C4	1	2	-
-	-	-	-	3*	-
PGCK1 (A16, I/O)	13	B3	2	4	98
I/O (A17)	14	A1	3	5	101
I/O	-	A2	4	6	104
I/O	-	C5	5	7	107
I/O (TDI)	15	B4	6	8	110
I/O (TCK)	16	A3	7	9	113
I/O	-	A4	8	10	116
I/O	-	-	9	11	119
-	-	-	-	12*	-
-	-	-	-	13*	-
GND	-	C6	10	14	-
I/O	-	B5	11	15	122
I/O	-	B6	12	16	125
I/O (TMS)	17	A5	13	17	128
I/O	18	C7	14	18	131
-	-	-	-	19*	-
-	-	-	-	20*	-
I/O	-	B7	15	21	134
I/O	-	A6	16	22	137
I/O	19	A7	17	23	140
I/O	20	A8	18	24	143
GND	21	C8	19	25	-
VCC	22	B8	20	26	-

Pin Description	PC 84	PG 156	PQ 160	PQ 208	Boundary Scan Order
I/O	23	C9	21	27	146
I/O	24	B9	22	28	149
I/O	-	A9	23	29	152
I/O	-	B10	24	30	155
-	-	-	-	31*	-
-	-	-	-	32*	-
I/O	25	C10	25	33	158
I/O	26	A10	26	34	161
I/O	-	A11	27	35	164
I/O	-	B11	28	36	167
GND	-	C11	29	37	-
-	-	-	-	38*	-
-	-	-	-	39*	-
I/O	-	A12	30	40	170
I/O	-	-	31	41	173
I/O	27	B12	32	42	176
I/O	-	A13	33	43	179
I/O	-	A14	34	44	182
I/O	-	C12	35	45	185
I/O	28	B13	36	46	188
SGCK2 (I/O)	29	B14	37	47	191
O (M1)	30	A15	38	48	194
GND	31	C13	39	49	-
I (M0)	32	A16	40	50	197†
-	-	-	-	51*	-
-	-	-	-	52*	-
-	-	-	-	53*	-
-	-	-	-	54*	-
VCC	33	C14	41	55	-
I (M2)	34	B15	42	56	198†
PGCK2 (I/O)	35	B16	43	57	199
I/O (HDC)	36	D14	44	58	202
I/O	-	C15	45	59	205
I/O	-	D15	46	60	208
I/O	-	E14	47	61	211
I/O (LDC)	37	C16	48	62	214
I/O	-	E15	49	63	217
I/O	-	D16	50	64	220
-	-	-	-	65*	-
-	-	-	-	66*	-
GND	-	F14	51	67	-
I/O	-	F15	52	68	223
I/O	-	E16	53	69	226
I/O	38	F16	54	70	229
I/O	39	G14	55	71	232
-	-	-	-	72*	-
-	-	-	-	73*	-
I/O	-	G15	56	74	235
I/O	-	G16	57	75	238
I/O	40	H16	58	76	241
I/O (ERR,INIT)	41	H15	59	77	244
VCC	42	H14	60	78	-

* Indicates unconnected package pins.

† Contributes only one bit (.i) to the boundary scan register.

XC4006 Pinouts (continued)

Pin Description	PC 84	PG 156	PQ 60	PQ 208	Boundary Scan Order
GND	43	J14	61	79	-
I/O	44	J15	62	80	247
I/O	45	J16	63	81	250
I/O	-	K16	64	82	253
I/O	-	K15	65	83	256
-	-	-	-	84*	-
-	-	-	-	85*	-
I/O	46	K14	66	86	259
I/O	47	L16	67	87	262
I/O	-	M16	68	88	265
I/O	-	L15	69	89	268
GND	-	L14	70	90	-
-	-	-	-	91*	-
-	-	-	-	92*	-
I/O	-	N16	71	93	271
I/O	-	M15	72	94	274
I/O	48	P16	73	95	277
I/O	49	M14	74	96	280
I/O	-	N15	75	97	283
I/O	-	P15	76	98	286
I/O	50	N14	77	99	289
SGCK3 (I/O)	51	R16	78	100	292
GND	52	P14	79	101	-
-	-	-	-	102*	-
DONE	53	R15	80	103	-
-	-	-	-	104*	-
-	-	-	-	105*	-
VCC	54	P13	81	106	-
-	-	-	-	107*	-
PROG	55	R14	82	108	-
I/O (D7)	56	T16	83	109	295
PGCK3 (I/O)	57	T15	84	110	298
I/O	-	R13	85	111	301
I/O	-	P12	86	112	304
I/O (D6)	58	T14	87	113	307
I/O	-	T13	88	114	310
I/O	-	R12	89	115	313
I/O	-	T12	90	116	316
-	-	-	-	117*	-
-	-	-	-	118*	-
GND	-	P11	91	119	-
I/O	-	R11	92	120	319
I/O	-	T11	93	121	322
I/O (D5)	59	T10	94	122	325
I/O (CS0)	60	P10	95	123	328
-	-	-	-	124*	-
-	-	-	-	125*	-
I/O	-	R10	96	126	331
I/O	-	T9	97	127	334
I/O (D4)	61	R9	98	128	337
I/O	62	P9	99	129	340
VCC	63	R8	100	130	-

* Indicates unconnected package pins.

Pin Description	PC 84	PG 156	PQ 160	PQ 208	Boundary Scan Order
GND	64	P8	101	131	-
I/O (D3)	65	T8	102	132	343
I/O (RS)	66	T7	103	133	346
I/O	-	T6	104	134	349
I/O	-	R7	105	135	352
-	-	-	-	136*	-
-	-	-	-	137*	-
I/O (D2)	67	P7	106	138	355
I/O	68	T5	107	139	358
I/O	-	R6	108	140	361
I/O	-	T4	109	141	364
GND	-	P6	110	142	-
-	-	-	-	143*	-
-	-	-	-	144*	-
I/O	-	R5	111	145	367
I/O	-	-	112	146	370
I/O (D1)	69	T3	113	147	373
I/O (RCLK-BUSY/RDY)	70	P5	114	148	376
I/O	-	R4	115	149	379
I/O	-	R3	116	150	382
I/O (D0, DIN)	71	P4	117	151	385
SGCK4 (DOUT, I/O)	72	T2	118	152	388
CCLK	73	R2	119	153	-
VCC	74	P3	120	154	-
-	-	-	-	155*	-
-	-	-	-	156*	-
-	-	-	-	157*	-
-	-	-	-	158*	-
TDO	75	T1	121	159	-
GND	76	N3	122	160	-
I/O (A0, WS)	77	R1	123	161	2
PGCK4 (I/O, A1)	78	P2	124	162	5
I/O	-	N2	125	163	8
I/O	-	M3	126	164	11
I/O (CS1,A2)	79	P1	127	165	14
I/O (A3)	80	N1	128	166	17
I/O	-	M2	129	167	20
I/O	-	M1	130	168	23
-	-	-	-	169*	-
-	-	-	-	170*	-
GND	-	L3	131	171	-
I/O	-	L2	132	172	26
I/O	-	L1	133	173	29
I/O (A4)	81	K3	134	174	32
I/O (A5)	82	K2	135	175	35
-	-	-	-	176*	-
-	-	-	-	136*	177*
I/O	-	K1	137	178	38
I/O	-	J1	138	179	41
I/O (A6)	83	J2	139	180	44
I/O (A7)	84	J3	140	181	47
GND	1	H2	141	182	-

Boundary Scan Bit 0 = TDO.T
 Boundary Scan Bit 1 = TDO.O
 Boundary Scan Bit 391 = BSCAN.UPD

XC4008 Pinouts

Pin Description	PC 84	PQ 160	PG 191	PQ 208	Boundary Scan Order
VCC	2	142	J4	183	—
I/O (A8)	3	143	J3	184	56
I/O (A9)	4	144	J2	185	59
I/O	—	145	J1	186	62
I/O	—	146	H1	187	65
I/O	—	—	H2	188	68
I/O	—	—	H3	189	71
I/O (A10)	5	147	G1	190	74
I/O (A11)	6	148	G2	191	77
I/O	—	149	F1	192	80
I/O	—	150	E1	193	83
GND	—	151	G3	194	—
—	—	—	F2*	195*	—
—	—	—	D1*	196*	—
I/O	—	152	C1	197	86
I/O	—	153	E2	198	89
I/O (A12)	7	154	F3	199	92
I/O (A13)	8	155	D2	200	95
I/O	—	156	B1	201	98
—	—	—	—	—	—
I/O	—	157	E3	202	101
I/O (A14)	9	158	C2	203	104
SGCK1 (A15, I/O)	10	159	B2	204	107
VCC	11	160	D3	205	—
—	—	—	—	206*	—
—	—	—	—	207*	—
—	—	—	—	208*	—
—	—	—	—	1*	—
GND	12	1	D4	2	—
—	—	—	—	3*	—
PGCK1 (A16, I/O)	13	2	C3	4	110
I/O (A17)	14	3	C4	5	113
I/O	—	4	B3	6	116
—	—	—	—	—	—
I/O	—	5	C5	7	119
I/O (TDI)	15	6	A2	8	122
I/O (TCK)	16	7	B4	9	125
I/O	—	8	C6	10	128
I/O	—	9	A3	11	131
—	—	—	B5*	12*	—
—	—	—	B6*	13*	—
GND	—	10	C7	14	—
I/O	—	11	A4	15	134
I/O	—	12	A5	16	137
I/O (TMS)	17	13	B7	17	140
I/O	18	14	A6	18	143
I/O	—	—	C8	19	146
I/O	—	—	A7	20	149
I/O	—	15	B8	21	152
I/O	—	16	A8	22	155
I/O	19	17	B9	23	158
I/O	20	18	C9	24	161
GND	21	19	D9	25	—

* Indicates unconnected package pins.

† Contributes only one bit (.i) to the boundary scan register.

Pin Description	PC 84	PQ 160	PG 191	PQ 208	Boundary Scan Order
VCC	22	20	D10	26	—
I/O	23	21	C10	27	164
I/O	24	22	B10	28	167
I/O	—	23	A9	29	170
I/O	—	24	A10	30	173
I/O	—	—	A11	31	176
I/O	—	—	C11	32	179
I/O	25	25	B11	33	182
I/O	26	26	A12	34	185
I/O	—	27	B12	35	188
I/O	—	28	A13	36	191
GND	—	29	C12	37	—
—	—	—	B13*	38*	—
—	—	—	A14*	39*	—
I/O	—	30	A15	40	194
I/O	—	31	C13	41	197
I/O	27	32	B14	42	200
I/O	—	33	A16	43	203
I/O	—	34	B15	44	206
I/O	—	35	C14	45	209
I/O	28	36	A17	46	212
SGCK2 (I/O)	29	37	B16	47	215
O (M1)	30	38	C15	48	218
GND	31	39	D15	49	—
I (M0)	32	40	A18	50	221†
—	—	—	—	51*	—
—	—	—	—	52*	—
—	—	—	—	53*	—
—	—	—	—	54*	—
VCC	33	41	D16	55	—
I (M2)	34	42	C16	56	222†
PGCK2 (I/O)	35	43	B17	57	223
I/O (HDC)	36	44	E16	58	226
—	—	—	—	—	—
I/O	—	45	C17	59	229
I/O	—	46	D17	60	232
I/O	—	47	B18	61	235
I/O (LDC)	37	48	E17	62	238
I/O	—	49	F16	63	241
I/O	—	50	C18	64	244
—	—	—	D18*	65*	—
—	—	—	F17*	66*	—
GND	—	51	G16	67	—
I/O	—	52	E18	68	247
I/O	—	53	F18	69	250
I/O	38	54	G17	70	253
I/O	39	55	G18	71	256
I/O	—	—	H16	72	259
I/O	—	—	H17	73	262
I/O	—	56	H18	74	265
I/O	—	57	J18	75	268
I/O	40	58	J17	76	271
I/O (ERR, TINIT)	41	59	J16	77	274
VCC	42	60	J15	78	—

XC4008 Pinouts (continued)

Pin Description	PC 84	PQ 160	PG 191	PQ 208	Boundary Scan Order
GND	43	61	K15	79	—
I/O	44	62	K16	80	277
I/O	45	63	K17	81	280
I/O	—	64	K18	82	283
I/O	—	65	L18	83	286
I/O	—	—	L17	84	289
I/O	—	—	L16	85	292
I/O	46	66	M18	86	295
I/O	47	67	M17	87	298
I/O	—	68	N18	88	301
I/O	—	69	P18	89	304
GND	—	70	M16	90	—
—	—	—	N17*	91*	—
—	—	—	R18*	92*	—
I/O	—	71	T18	93	307
I/O	—	72	P17	94	310
I/O	48	73	N16	95	313
I/O	49	74	T17	96	316
I/O	—	75	R17	97	319
I/O	—	76	P16	98	322
I/O	50	77	U18	99	325
SGCK3 (I/O)	51	78	T16	100	328
GND	52	79	R16	101	—
—	—	—	—	102*	—
DONE	53	80	U17	103	—
—	—	—	—	104*	—
—	—	—	—	105*	—
VCC	54	81	R15	106	—
—	—	—	—	107*	—
PROG	55	82	V18	108	—
I/O (D7)	56	83	T15	109	331
PGCK3 (I/O)	57	84	U16	110	334
—	—	—	—	—	—
I/O	—	85	T14	111	337
I/O	—	86	U15	112	340
I/O (D6)	58	87	V17	113	343
I/O	—	88	V16	114	346
I/O	—	89	T13	115	349
I/O	—	90	U14	116	352
—	—	—	V15*	117*	—
—	—	—	V14*	118*	—
GND	—	91	T12	119	—
I/O	—	92	U13	120	355
I/O	—	93	V13	121	358
I/O (D5)	59	94	U12	122	361
I/O (CSO)	60	95	V12	123	364
I/O	—	—	T11	124	367
I/O	—	—	U11	125	370
I/O	—	96	V11	126	373
I/O	—	97	V10	127	376
I/O (D4)	61	98	U10	128	379
I/O	62	99	T10	129	382
VCC	63	100	R10	130	
GND	64	101	R9	131	

* Indicates unconnected package pins.

Boundary Scan Bit 0 = TDO.T

Boundary Scan Bit 1 = TDO.O

Boundary Scan Bit 439 = BSCAN.UPD

Pin Description	PC 84	PQ 160	PG 191	PQ 208	Boundary Scan Order
I/O (D3)	65	102	T9	132	385
I/O (RS)	66	103	U9	133	388
I/O	—	104	V9	134	391
I/O	—	105	V8	135	394
I/O	—	—	U8	136	397
I/O	—	—	T8	137	400
I/O (D2)	67	106	V7	138	403
I/O	68	107	U7	139	406
I/O	—	108	V6	140	409
I/O	—	109	U6	141	412
GND	—	110	T7	142	—
—	—	—	V5*	143*	—
—	—	—	V4*	144*	—
I/O	—	111	U5	145	415
I/O	—	112	T6	146	418
I/O (D1)	69	113	V3	147	421
I/O (RCLK-BUSY/RDY)	70	114	V2	148	424
I/O	—	115	U4	149	427
I/O	—	116	T5	150	430
I/O (D0, DIN)	71	117	U3	151	433
SGCK4 (DOUT, I/O)	72	118	T4	152	436
CCLK	73	119	V1	153	—
VCC	74	120	R4	154	—
—	—	—	—	155*	—
—	—	—	—	156*	—
—	—	—	—	157*	—
—	—	—	—	158*	—
TD0	75	121	U2	159	—
GND	76	122	R3	160	—
I/O (A0, WS)	77	123	T3	161	2
PGCK4 (I/O,A1)	78	124	U1	162	5
—	—	—	—	—	—
I/O	—	125	P3	163	8
I/O	—	126	R2	164	11
I/O (CS1, A2)	79	127	T2	165	14
I/O (A3)	80	128	N3	166	17
I/O	—	129	P2	167	20
I/O	—	130	T1	168	23
—	—	—	R1*	169*	—
—	—	—	N2*	170*	—
GND	—	131	M3	171	—
I/O	—	132	P1	172	26
I/O	—	133	N1	173	29
I/O (A4)	81	134	M2	174	32
I/O (A5)	82	135	M1	175	35
I/O	—	—	L3	176	38
I/O	—	136	L2	177	41
I/O	—	137	L1	178	44
I/O	—	138	K1	179	47
I/O (A6)	83	139	K2	180	50
I/O (A7)	84	140	K3	181	53
GND	1	141	K4	182	—

XC4000 Logic Cell Array Family

XC4010/XC4010D Pinouts

Pin Description	PC84	PQ160	†† PG191	PQ208	*** BG225	Boundary Scan Order
VCC	2	142	J4	183	D8	-
I/O (A8)	3	143	J3	184	E8	62
I/O (A9)	4	144	J2	185	B7	65
I/O	-	145	J1	186	A7	68
I/O	-	146	H1	187	C7	71
I/O	-	-	H2	188	D7	74
I/O	-	-	H3	189	E7	77
I/O (A10)	5	147	G1	190	A6	80
I/O (A11)	6	148	G2	191	B6	83
I/O	-	149	F1	192	A5	86
I/O	-	150	E1	193	B5	89
GND	-	151	G3	194	**	-
I/O	-	-	F2	195	D6	92
I/O	-	-	D1	196	C5	96
I/O	-	152	C1	197	A4	98
I/O	-	153	E2	198	E6	101
I/O (A12)	7	154	F3	199	B4	104
I/O (A13)	8	155	D2	200	D5	107
I/O	-	156	B1	201	B3	110
I/O	-	157	E3	202	F6	113
I/O (A14)	9	158	C2	203	A2	116
SGCK1 (A15, I/O)	10	159	B2	204	C3	119
VCC	11	160	D3	205	B2	-
-	-	-	-	206*	-	-
-	-	-	-	207*	-	-
-	-	-	-	208*	-	-
-	-	-	-	1*	-	-
GND	12	1	D4	2	A1	-
-	-	-	-	3*	-	-
PGCK1 (A16, I/O)	13	2	C3	4	D4	122
I/O (A17)	14	3	C4	5	B1	125
I/O	-	4	B3	6	C2	128
I/O	-	5	C5	7	E5	131
I/O (TDI)	15	6	A2	8	D3	134
I/O (TCK)	16	7	B4	9	C1	137
I/O	-	8	C6	10	D2	140
I/O	-	9	A3	11	G6	143
I/O	-	-	B5	12	E4	146
I/O	-	-	B6	13	D1	149
GND	-	10	C7	14	**	-
I/O	-	11	A4	15	F5	152
I/O	-	12	A5	16	E1	155
I/O (TMS)	17	13	B7	17	F4	158
I/O	18	14	A6	18	F3	161
I/O	-	-	C8	19	G4	164
I/O	-	-	A7	20	G3	167
I/O	-	15	B8	21	G2	170
I/O	-	16	A8	22	G1	173
I/O	19	17	B9	23	G5	176
I/O	20	18	C9	24	H3	179
GND	21	19	D9	25	H2	-
VCC	22	20	D10	26	H1	-
I/O	23	21	C10	27	H4	182
I/O	24	22	B10	28	H5	185
I/O	-	23	A9	29	J2	188

* Indicates unconnected package pins.

** The following BGA225 balls are connected to ground:
F8, G7, G8, G9, H6, H7, H8, H9, H10, J7, J8, J9, K8*** The following BG225 balls are unconnected:
E3, E2, F1, F2, J5, K1, L2, K4, P5, L6, N7, P7, R10, P10, M10,
N11, N15, M14, L15, K12, G10, E15, E14, F12, F9, D11, C10,
B10, C6, F7, A3, C4

† Contributes only one bit (.i) to the boundary scan register.

†† XC4010 only. PG191 package not available for XC4010D

Pin Description	PC84	PQ160	PG191	PQ208	*** BG225	Boundary Scan Order
I/O	-	-	24	A10	30	J1 191
I/O	-	-	-	A11	31	J3 194
I/O	-	-	-	C11	32	J4 197
I/O	25	25	B11	33	K2	200
I/O	26	26	A12	34	K3	203
I/O	-	27	B12	35	J6	206
I/O	-	28	A13	36	L1	209
GND	-	29	C12	37	**	-
I/O	-	-	B13	38	L3	212
I/O	-	-	A14	39	M1	215
I/O	-	30	A15	40	K5	218
I/O	-	31	C13	41	M2	221
I/O	27	32	B14	42	L4	224
I/O	-	33	A16	43	N1	227
I/O	-	34	B15	44	M3	230
I/O	-	35	C14	45	N2	233
I/O	28	36	A17	46	K6	236
SGCK2 (I/O)	29	37	B16	47	P1	239
O (M1)	30	38	C15	48	N3	242
GND	31	39	D15	49	**	-
I (M0)	32	40	A18	50	P2	245†
-	-	-	-	51*	-	-
-	-	-	-	52*	-	-
-	-	-	-	53*	-	-
-	-	-	-	54*	-	-
VCC	33	41	D16	55	R1	-
I (M2)	34	42	C16	56	M4	246†
PGCK2 (I/O)	35	43	B17	57	R2	247
I/O (HDC)	36	44	E16	58	P3	250
I/O	-	45	C17	59	L5	253
I/O	-	46	D17	60	N4	256
I/O	-	47	B18	61	R3	259
I/O (LDC)	37	48	E17	62	P4	262
I/O	-	49	F16	63	K7	265
I/O	-	50	C18	64	M5	268
I/O	-	-	D18	65	R4	271
I/O	-	-	F17	66	N5	274
GND	-	51	G16	67	**	-
I/O	-	52	E18	68	R5	277
I/O	-	53	F18	69	M6	280
I/O	38	54	G17	70	N6	283
I/O	39	55	G18	71	P6	286
I/O	-	-	H16	72	R6	289
I/O	-	-	H17	73	M7	291
I/O	-	56	H18	74	R7	295
I/O	-	57	J18	75	L7	298
I/O	40	58	J17	76	N8	301
I/O (ERR, INIT)	41	59	J16	77	P8	304
VCC	42	60	J15	78	R8	-
GND	43	61	K15	79	M8	-
I/O	44	62	K16	80	L8	307
I/O	45	63	K17	81	P9	310
I/O	-	64	K18	82	R9	313
I/O	-	65	L18	83	N9	316
I/O	-	-	L17	84	M9	319
I/O	-	-	L16	85	L9	322
I/O	46	66	M18	86	N10	325

XC4010/XC4010D Pinouts (continued)

Pin Description	PC84	††	PQ160	PG191	PQ208	*** BG225	Boundary Scan Order
I/O	47	67	M17	87	K9	328	
I/O	-	68	N18	88	R11	331	
I/O	-	69	P18	89	P11	334	
GND	-	70	M16	90	**	-	
I/O	-	-	N17	91	R12	337	
I/O	-	-	R18	92	L10	340	
I/O	-	71	T18	93	P12	343	
I/O	-	72	P17	94	M11	346	
I/O	48	73	N16	95	R13	349	
I/O	49	74	T17	96	N12	352	
I/O	-	75	R17	97	P13	355	
I/O	-	76	P16	98	K10	358	
I/O	50	77	U18	99	R14	361	
SGCK3 (I/O)	51	78	T16	100	N13	364	
GND	52	79	R16	101	**	-	
-	-	-	-	102*	-	-	
DONE	53	80	U17	103	P14	-	
-	-	-	-	104*	-	-	
-	-	-	-	105*	-	-	
VCC	54	81	R15	106	R15	-	
-	-	-	-	107*	-	-	
PROG	55	82	V18	108	M12	-	
I/O (D7)	56	83	T15	109	P15	367	
PGCK3 (I/O)	57	84	U16	110	N14	370	
I/O	-	85	T14	111	L11	373	
I/O	-	86	U15	112	M13	376	
I/O (D6)	58	87	V17	113	J10	379	
I/O	-	88	V16	114	L12	382	
I/O	-	89	T13	115	M15	385	
I/O	-	90	U14	116	L13	388	
I/O	-	-	V15	117	L14	391	
I/O	-	-	V14	118	K11	394	
GND	-	91	T12	119	**	-	
I/O	-	92	U13	120	K13	397	
I/O	-	93	V13	121	K14	400	
I/O (D5)	59	94	U12	122	K15	403	
I/O (CSO)	60	95	V12	123	J12	406	
I/O	-	-	T11	124	J13	409	
I/O	-	-	U11	125	J14	412	
I/O	-	96	V11	126	J15	415	
I/O	-	97	V10	127	J11	418	
I/O (D4)	61	98	U10	128	H13	421	
I/O	62	99	T10	129	H14	424	
VCC	63	100	R10	130	H15	-	
GND	64	101	R9	131	**	-	
I/O (D3)	65	102	T9	132	H12	427	
I/O (RS)	66	103	U9	133	H11	430	
I/O	-	104	V9	134	G14	433	
I/O	-	105	V8	135	G15	436	
I/O	-	-	U8	136	G13	439	
I/O	-	-	T8	137	G12	442	
I/O (D2)	67	106	V7	138	G11	445	
I/O	68	107	U7	139	F15	448	
I/O	-	108	V6	140	F14	451	
I/O	-	109	U6	141	F13	454	
GND	-	110	T7	142	**	-	
I/O	-	-	V5	143	E13	457	

* Indicates unconnected package pins.

** The following BGA225 balls are connected to ground:
F8, G7, G8, G9, H6, H7, H8, H9, H10, J7, J8, J9, K8

*** The following BG225 balls are unconnected:
E3, E2, F1, F2, J5, K1, L2, K4, P5, L6, N7, P7, R10, P10, M10,
N11, N15, M14, L15, K12, G10, E15, E14, F12, F9, D11, C10,
B10, C6, F7, A3, C4

†† XC4010 only. PG 191 package not available for XC4010D

Pin Description	PC84	PQ160	PG191	PQ208	*** BG225	Boundary Scan Order
I/O	-	-	V4	144	D15	460
I/O	-	111	U5	145	F11	463
I/O	-	112	T6	146	D14	466
I/O (D1)	69	113	V3	147	E12	469
I/O (RCLK-BUSY/RDY)	70	114	V2	148	C15	472
I/O	-	115	U4	149	D13	475
I/O	-	116	T5	150	C14	478
I/O (D0, DIN)	71	117	U3	151	F10	481
SGCK4 (DOUT, I/O)	72	118	T4	152	B15	484
CCLK	73	119	V1	153	C13	-
VCC	74	120	R4	154	B14	-
-	-	-	-	155*	-	-
-	-	-	-	156*	-	-
-	-	-	-	157*	-	-
-	-	-	-	158*	-	-
TD0	75	121	U2	159	A15	-
GND	76	122	R3	160	D12	-
I/O (A0, WS)	77	123	T3	161	A14	2
PGCK4 (I/O, A1)	78	124	U1	162	B13	5
I/O	-	125	P3	163	E11	8
I/O	-	126	R2	164	C12	11
I/O (CS1, A2)	79	127	T2	165	A13	14
I/O (A3)	80	128	N3	166	B12	17
I/O	-	129	P2	167	A12	20
I/O	-	130	T1	168	C11	23
I/O	-	-	R1	169	B11	26
I/O	-	-	N2	170	E10	29
GND	-	131	M3	171	**	-
I/O	-	132	P1	172	A11	32
I/O	-	133	N1	173	D10	35
I/O (A4)	81	134	M2	174	A10	38
I/O (A5)	82	135	M1	175	D9	41
I/O	-	-	L3	176	C9	44
I/O	-	136	L2	177	B9	47
I/O	-	137	L1	178	A9	50
I/O	-	138	K1	179	E9	53
I/O (A6)	83	139	K2	180	C8	56
I/O (A7)	84	140	K3	181	B8	59
GND	1	141	K4	182	A8	-

Boundary Scan Bit 0 = TDO.T

Boundary Scan Bit 1 = TDO.O

Boundary Scan Bit 487 = BSCAN.UPD

XC4000 Logic Cell Array Family

XC4025 Pinouts (continued)

Pin Description	PG 223	MQ 240	PG 299	HQ 304	Bound Scan	Pin Description	PG 223	MQ 240	PG 299	HQ 304	Bound Scan	Pin Description	PG 223	MQ 240	PG 299	HQ 304	Bound Scan
I/O -	-	T9	104	706		I/O -	T6	172	X3	87	745	I/O -	R2	186	T4	71	11
GND -	158	-	-	-		I/O (D1)	V3	173	U6	86	748	I/O (CS1, A2)	T2	187	U3	70	14
I/O (D2) V7	159	W8	103	709		I/O (CLK-BUSY/RDY)	V2	174	V5	85	751	I/O (A3)	N3	188	V1	69	17
I/O U7	160	X7	102	712		I/O -	-	-	W4	84	754	I/O -	-	-	R4	68	20
VCC -	161	X5	-	-		I/O -	-	-	W3	83	757	I/O -	-	-	P5	67	23
I/O V6	162	V8	99	715		I/O U4	175	T6	82	760		I/O P4	189	U2	66	26	
I/O U6	163	W7	98	718		I/O T5	176	U5	81	763		I/O N4	190	T3	65	29	
I/O R8	164	U8	97	721		I/O U3	177	V4	80	766		I/O P2	191	U1	64	32	
I/O R7	165	W6	96	724		SGCK4 (DOUT, I/O)	T4	178	X1	79	769	I/O T1	192	P4	63	35	
GND T7	166	X6	95	-		CCLK	V1	179	V3	78	-	I/O R1	193	R3	62	38	
I/O -	-	T8	94	727		GND -	-	-	T5	-	-	I/O N2	194	N5	61	41	
I/O -	-	V7	93	730		VCC -	R4	180	W1	77	-	I/O -	-	-	T2	60	44
I/O R6	167	X4	92	733		I/O U2	181	U4	76	-		I/O -	-	-	R2	59	47
I/O R5	168	U7	91	736		GND -	R3	182	X2	75	-	GND M3	196	T1	58	-	
I/O V6	169	W5	90	739		I/O (A0, WS)	T3	183	W2	74	2	I/O P1	197	N4	57	50	
I/O V4	170	V6	89	742		PGCK4 (I/O, A1)	U1	184	V2	73	5	I/O N1	198	P3	56	53	
I/O U5	171	T7	88	-		I/O P3	185	R5	72	8		I/O M4	199	P2	55	56	


For a detailed description of the device architecture, see pages 2-9 through 2-31.

For a detailed description of the configuration modes and their timing, see pages 2-32 through 2-55.

For detailed lists of package pinouts, see pages 2-57 through 2-67.

For package physical dimensions and thermal data, see Section 4.

Ordering Information



Component Availability

PINS	84	100	120	144	156	160	164	191	196	208	223	225	240	299	304				
TYPE	PLAST. PLCC	PLAST. PQFP	PLAST. VQFP	TOP BRAZED CQFP	CERAM. PGA	PLAST. TQFP	CERAM. PGA	PLAST. PQFP	TOP BRAZED CQFP	CERAM. PGA	PLAST. PQFP	METAL PQFP	CERAM. PGA	PLAST. BGA	PLAST. PQFP	METAL CERAM. PGA			
CODE	PC84	PQ100	VQ100	CB100	PG120	TQ144	PG156	PQ160	CB164	PG191	CB196	PQ208	MQ208	PG223	BG225	PQ240	MQ240	PG299	HQ304
XC4003	-6 -5 -4	C I C C			C I C C				C I C C										
XC4005	-10 -6 -5 -4	C I C I C I C I			M B C I M B C I C I C I C I C I	M B M B C I C I C I C I C I C I			C I C I C I C I C I C I										
XC4006	-6 -5 -4	C I C I C I			C I C I C I C I				C I C I C I C I C I C I										
XC4008	-6 -5 -4	C I C I C			C I C I C I C				C I C I C I C I C I C I										
XC4010	-10 -6 -5 -4	C I C I C C I			C I C I C C I				C I C I C I C I C I C I					C I C I C I					
XC4010D	-6 -5 -4	C I C I C			C I C I C I C				C I C I C I C I C I C I										
XC4013	-6 -5 -4	C I C I			C I C I C I C I				C I C I C I C I C I C I					C I C I C I C I					
XC4013D	-6 -5 -4	C I C I C I			C I C I C I				C I C I C I C I C I C I										
XC4020	-6 -5 -4	(C I) (C I) (C)			(C I) (C I)				(C I) (C I) (C)					(C I) (C I)					
XC4025	-6 -5 -4	C I C I			C I C I				C I C I					C I C I C I	C I C I C I	C	C		

C = Commercial = 0° to +85° C I = Industrial = -40° to +100° C M = Mil Temp = -55° to +125° C
 B = MIL-STD-883C Class B Parentheses indicates future product plans